{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T02:44:14Z","timestamp":1748745854111},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1386980","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T20:07:39Z","timestamp":1111435659000},"page":"442-451","source":"Crossref","is-referenced-by-count":8,"title":["X-masking during logic BIST and its impact on defect coverage"],"prefix":"10.1109","author":[{"family":"Yuyi Tang","sequence":"first","affiliation":[]},{"given":"H.-J.","family":"Wunderlich","sequence":"additional","affiliation":[]},{"given":"H.","family":"Vranken","sequence":"additional","affiliation":[]},{"given":"F.","family":"Hapke","sequence":"additional","affiliation":[]},{"given":"M.","family":"Wittke","sequence":"additional","affiliation":[]},{"given":"P.","family":"Engelke","sequence":"additional","affiliation":[]},{"given":"I.","family":"Polian","sequence":"additional","affiliation":[]},{"given":"B.","family":"Becker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527915"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292283"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512635"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008326111919"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271093"},{"key":"ref15","first-page":"337","article-title":"Bit-flpping BIST","author":"wunderlich","year":"1996","journal-title":"Int'l Conf of CAD"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894197"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556959"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805783"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270904"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041774"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271094"},{"key":"ref5","first-page":"255","article-title":"On output response compression in the presence compression in the response of unknown output values","author":"pomeranz","year":"2002","journal-title":"Design Automation Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.644620"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529895"},{"journal-title":"Testing Semiconductor Memories Theory and Practice","year":"1998","author":"van der goor","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(98)00021-2"},{"key":"ref9","article-title":"Impact of multipledetect test patterns on product quality","author":"benware","year":"2003","journal-title":"Int'l Test Conf"},{"key":"ref20","first-page":"663","article-title":"A neutral netlist of 10 combinational circuits and a target translator in fortran","author":"brglez","year":"1985","journal-title":"lnt&#x2019; I Symp Circ and Systems Special Sess on ATPG and Fault Simulation"},{"key":"ref22","article-title":"Effi cient pattern mapping for deterministic logic BIST","author":"gherman","year":"2004","journal-title":"Int'l Test Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref23","first-page":"105","article-title":"PROBE: A PPSFP simulator for resistive bridging faults","author":"lee","year":"2000","journal-title":"VISI Test Symp"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01386980.pdf?arnumber=1386980","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T23:43:33Z","timestamp":1489535013000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1386980\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1386980","relation":{},"subject":[]}}