{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:27:46Z","timestamp":1729628866708,"version":"3.28.0"},"reference-count":61,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1386987","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T15:07:39Z","timestamp":1111417659000},"page":"508-517","source":"Crossref","is-referenced-by-count":11,"title":["Benchmarking diagnosis algorithms with a diverse set of IC deformations"],"prefix":"10.1109","author":[{"given":"T.","family":"Vogels","sequence":"first","affiliation":[]},{"given":"T.","family":"Zanon","sequence":"additional","affiliation":[]},{"given":"R.","family":"Desineni","sequence":"additional","affiliation":[]},{"given":"R.D.","family":"Blanton","sequence":"additional","affiliation":[]},{"given":"W.","family":"Maly","sequence":"additional","affiliation":[]},{"given":"J.G.","family":"Brown","sequence":"additional","affiliation":[]},{"given":"J.E.","family":"Nelson","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Fei","sequence":"additional","affiliation":[]},{"given":"X.","family":"Huang","sequence":"additional","affiliation":[]},{"given":"P.","family":"Gopalakrishnan","sequence":"additional","affiliation":[]},{"given":"M.","family":"Mishra","sequence":"additional","affiliation":[]},{"given":"V.","family":"Rovner","sequence":"additional","affiliation":[]},{"given":"S.","family":"Tiwary","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600334"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894283"},{"key":"ref33","article-title":"A Yield Modeling and Test Oriented Taxonomy of Deep Submicron Technology Induced IC Structure Deformations","author":"maly","year":"2003","journal-title":"Proceedings of the 20th International Symposium for Testing and Failure Analysis"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271071"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041765"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041767"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337779"},{"key":"ref36","first-page":"232","article-title":"Analysis of IC Manufacturing Process Defonnations: An Automated Approach Using SRAM Bit Fail Maps","author":"zanon","year":"2003","journal-title":"Proc of International Symposium for Testing and Failure Analysis"},{"key":"ref35","first-page":"496","article-title":"A Multi-Stage Approach to Fault Identification Using Fault Tuples","author":"desineni","year":"2003","journal-title":"Proc of International Symposium for Testing and Failure Analysis"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270853"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894222"},{"key":"ref61","article-title":"On the Generation of Test Patterns for Combinational Circuits","author":"lee","year":"0","journal-title":"Technical Report 12–93"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041766"},{"key":"ref27","first-page":"780","article-title":"A Fault List Reduction Approach for Efficient Bridge Fault Diagnosis","author":"wu","year":"1999","journal-title":"Proc of Design Automation and Test in Europe Conference"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966644"},{"key":"ref2","first-page":"759","article-title":"High Levels of IC Manufacturability: One of the Necessary Prerequisites of the 1997 SIA Roadmap","author":"maly","year":"1998","journal-title":"Proc of IEDM"},{"journal-title":"International Technology Roadmap for Semiconductors","article-title":"Semiconductor Industry Association","year":"2003","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519515"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510858"},{"key":"ref21","first-page":"165","article-title":"Testing for, and Distinguishing Between Failures","author":"savir","year":"1982","journal-title":"Proc Fault Tolerant Computing Symposium"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519762"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1995.250077"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"520","DOI":"10.1145\/157485.165012","article-title":"an algorithm for diagnosing two-line bridging faults in combinational circuits","author":"chakravarty","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref25","article-title":"Bridging the Gap Between Logical Diagnosis and Physical Analysis","author":"drummonds","year":"2002","journal-title":"Proc IEEE Int l Workshop on Defect Based Testing"},{"journal-title":"Magic VLSI Layout Tool 7 1","year":"0","key":"ref50"},{"journal-title":"The MOSIS Service Marina del Rey CA","year":"0","key":"ref51"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529895"},{"key":"ref58","first-page":"87","article-title":"Design Dependency of Yield Loss Due to Tungsten Residues in Spin on Glass Based Planarization Process","author":"simon","year":"1997","journal-title":"ISSM Proceedings"},{"key":"ref57","article-title":"Behavior Analysis of Internal Feedback Bridging Faults in CMOS Circuits","volume":"18","author":"miura","year":"2002","journal-title":"Journal of Electronic Testing (lETTA)"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/66.382283"},{"key":"ref55","doi-asserted-by":"crossref","first-page":"1727","DOI":"10.1109\/T-ED.1985.22187","article-title":"role of defect size distribution in yield modeling","volume":"32","author":"ferris-prabhu","year":"1985","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/4.192046"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1147\/rd.284.0461"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1049\/el:19830156"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580105"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510854"},{"key":"ref40","first-page":"626","article-title":"Yield Learning via Functional Test Data","author":"kwon","year":"1995","journal-title":"Proc of International Test Conference"},{"key":"ref12","first-page":"576","article-title":"Fault Dictionary Compaction by the Elimination of Output Sequences","author":"boppana","year":"1994","journal-title":"Proc of International Conference on Computer Aided Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.748164"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966643"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379692"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894213"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675604"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/54.32421"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.3952"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCOME.1964.6539498"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"ref3"},{"key":"ref6","first-page":"696","article-title":"The Modem Fault Dictionary","author":"richman","year":"1985","journal-title":"Proc of International Test Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.104.0278"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279361"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1991.208156"},{"journal-title":"The Silicon Ensemble Reference Manual Cadence Design Systems Inc San Jose CA","year":"0","key":"ref49"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114104"},{"key":"ref46","article-title":"CODEF; A Contamination-Defect-Fault Mapper","author":"khare","year":"1995","journal-title":"SRC-CMU Center for Computer-Aided Design Technical Report Carnegie Mellon University"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-1377-9"},{"journal-title":"The Design Compiler Reference Manual Synopsys Mountain View CA","year":"0","key":"ref48"},{"journal-title":"TTL Databook Texas Instruments Dallas TX","year":"0","key":"ref47"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313302"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894269"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1986.1270225"},{"article-title":"Carafe: An Inductive Fault Analysis Tool for CMOS VLSI Circuits","year":"1991","author":"jee","key":"ref43"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01386987.pdf?arnumber=1386987","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T13:34:14Z","timestamp":1497620054000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1386987\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":61,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1386987","relation":{},"subject":[]}}