{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:35:22Z","timestamp":1725485722367},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1386989","type":"proceedings-article","created":{"date-parts":[[2005,3,7]],"date-time":"2005-03-07T18:32:27Z","timestamp":1110220347000},"page":"525-533","source":"Crossref","is-referenced-by-count":1,"title":["Realizing high test quality goals with smart test resource usage"],"prefix":"10.1109","author":[{"family":"Xinli Gu","sequence":"first","affiliation":[]},{"given":"C.","family":"Wang","sequence":"additional","affiliation":[]},{"given":"A.","family":"Lee","sequence":"additional","affiliation":[]},{"given":"B.","family":"Eklow","sequence":"additional","affiliation":[]},{"family":"Kun-Han Tsai","sequence":"additional","affiliation":[]},{"given":"J.A.","family":"Tofte","sequence":"additional","affiliation":[]},{"given":"M.","family":"Kassab","sequence":"additional","affiliation":[]},{"given":"J.","family":"Rajski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"268","article-title":"REDO-random excitation and deterministic observation first commercial experiment","author":"grimaila","year":"1999","journal-title":"Proc VTS"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/54.902820","article-title":"Defect-oriented testing and defective part level prediction for commercial sub-micron ICs","author":"dworak","year":"2001","journal-title":"IEEE Design and Test of Computers"},{"key":"ref12","first-page":"94","article-title":"A New ATPG Algorithm to Limit Test Set Size and Achieve Multiple Detections of all Faults","author":"lee","year":"2002","journal-title":"Proc DATE"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894222"},{"key":"ref14","first-page":"17","article-title":"K at-speed scan testing","author":"lin","year":"2003","journal-title":"Design & Test of Computers"},{"key":"ref15","first-page":"1002","article-title":"An Effort-Minimized Logic BIST Implementation Method","author":"gu sung","year":"2001","journal-title":"Proc ITC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232257"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271091"},{"key":"ref6","article-title":"Delay-Fault Testing Mandatory, Author Claims","author":"wilson","year":"2002","journal-title":"EE Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271110"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232251"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1109\/MDT.2003.1232255","article-title":"Speed binning with Path Delay Test in 150nm Technology","author":"cory","year":"2003","journal-title":"IEEE Design & Test of Computers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743133"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197631"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041801"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01386989.pdf?arnumber=1386989","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T16:45:58Z","timestamp":1497631558000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1386989\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1386989","relation":{},"subject":[]}}