{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T19:13:03Z","timestamp":1725477183060},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1386994","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T15:07:39Z","timestamp":1111417659000},"page":"567-576","source":"Crossref","is-referenced-by-count":4,"title":["Timing accuracy enhancement by a new calibration scheme for multi-Gbps ATE"],"prefix":"10.1109","author":[{"given":"M.","family":"Shimanouchi","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041845"},{"key":"ref11","first-page":"528","article-title":"A Generic Test Path and DUT Model for Data-Com ATE","author":"sun","year":"2003","journal-title":"ITC Proceedings"},{"journal-title":"IEEE Draft P802 3ae D4 3 Supplement to Carrier Sense Multiple Access with-Collision Detection (CSMA\/CD) Access Method & Physical Layer Specifications","year":"2002","key":"ref12"},{"year":"2001","key":"ref13","article-title":"De-embedding and Embedding S-Parameter Networks Using a Vector Network Analyzer"},{"year":"2001","key":"ref14","article-title":"Embedding\/De-embedding: Simulated Removal & Insertion of Fixtures, Matching and Other Networks"},{"article-title":"Microwave Circuit Design Using Linear and Nonlinear Techniques","year":"1990","author":"vendelin","key":"ref15"},{"article-title":"Signals and Sys-tems: Continuous and Discrete","year":"1998","author":"ziemer","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805776"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041806"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966659"},{"key":"ref5","first-page":"995","article-title":"DEVICE INTER-FACING: THE WEAKEST LINK IN THE CHAIN TO BREAK INTO THE GIGA BIT DOMAIN?","author":"schoettmer","year":"2000","journal-title":"ITC Proceedings"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894256"},{"key":"ref7","first-page":"48","article-title":"Periodic Jitter Injection with Direct Time Synthesis by SPP ATE for SerDes Jitter Tolerance Test in Production","author":"shimanouchi","year":"2003","journal-title":"ITC Proceedings"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041807"},{"key":"ref1","first-page":"415","article-title":"TEST PATH SIMULATION AND CHARACTERIZATION","author":"helinreich","year":"2001","journal-title":"ITC Proceedings"},{"key":"ref9","article-title":"Calibration method and apparatus for correcting pulse width timing errors in integrated circuit testing","author":"helland","year":"0","journal-title":"US Patent 6 496 953"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01386994.pdf?arnumber=1386994","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T21:14:11Z","timestamp":1489526051000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1386994\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1386994","relation":{},"subject":[]}}