{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:14:38Z","timestamp":1729642478995,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1386997","type":"proceedings-article","created":{"date-parts":[[2005,3,7]],"date-time":"2005-03-07T18:32:27Z","timestamp":1110220347000},"page":"597-606","source":"Crossref","is-referenced-by-count":10,"title":["SPIN-SIM: logic and fault simulation for speed-independent circuits"],"prefix":"10.1109","author":[{"given":"F.","family":"Shi","sequence":"first","affiliation":[]},{"given":"Y.","family":"Makris","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"204","article-title":"A theory of asynchronous circuits","author":"muller","year":"1959","journal-title":"The Annals of Computational Laboratory of Harward University"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/0471224146"},{"journal-title":"Asynchronous Switching Circuits","year":"1969","author":"unger","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.103505"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/43.536711","article-title":"Hope: An efficient parallel fault simulator for synchronous sequential circuits","volume":"15","author":"lee","year":"1996","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref15","first-page":"315","article-title":"Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers","volume":"e80 d","author":"cortadella","year":"1997","journal-title":"lE1CE Transactions on Information and Systems"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/988952.988984"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.92.0090"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597220"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893612"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227842"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465536"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/5.740025"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223808"},{"key":"ref1","first-page":"178","article-title":"Synchronous test generation model for asynchronous circuits","author":"banerjee","year":"1996","journal-title":"Proceedings of the 9th International Conference on VLSI De-sign"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.238425"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01386997.pdf?arnumber=1386997","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T16:45:58Z","timestamp":1497631558000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1386997\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1386997","relation":{},"subject":[]}}