{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:15:26Z","timestamp":1725470126711},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1386999","type":"proceedings-article","created":{"date-parts":[[2005,3,7]],"date-time":"2005-03-07T13:32:27Z","timestamp":1110202347000},"page":"617-626","source":"Crossref","is-referenced-by-count":7,"title":["On random pattern generation with the selfish gene algorithm for testing digital sequential circuits"],"prefix":"10.1109","author":[{"family":"Junwu Zhang","sequence":"first","affiliation":[]},{"given":"M.L.","family":"Bushnell","sequence":"additional","affiliation":[]},{"given":"V.D.","family":"Agrawal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655917"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766674"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782023"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990264"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.54846"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896528"},{"key":"ref16","first-page":"22","article-title":"Sequential Circuit Test Generation using Dynamic State Traversal","author":"hsiao","year":"1999","journal-title":"Proc of the European Design and Test Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253790"},{"key":"ref18","first-page":"1078","article-title":"Combi-national Test Generation for Various Classes of Acyclic Sequential Circuits","author":"kim","year":"2001","journal-title":"Proc of the lnt‘l Test Conf"},{"article-title":"Genetic Algorithms for VLSI Design, Layout,’ and Test Automation","year":"1999","author":"mazumder","key":"ref19"},{"article-title":"Unified Methods for Fault Simulation and Test Generation","year":"1988","author":"t cheng","key":"ref4"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1329-8","article-title":"Efficient Branch-and-Bound Search with Application to Computer-Aided Design","author":"chen","year":"1996"},{"article-title":"Climbing Mount Improbable","year":"1996","author":"dawkins","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/330560.330838"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1013780023643"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915025"},{"key":"ref2","first-page":"17.1.1","article-title":"Gen-test: the Architect ure of Sequent ial Circuit Test Genera-tor","author":"bencivenga","year":"1991","journal-title":"Proc of the Custom Integrated Circuits Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1998.741658"},{"key":"ref1","first-page":"5","article-title":"Sequential Circuits with Combinational Test Generation Complexity","author":"balakrishnan","year":"1996","journal-title":"Proc of the Ini‘l Conf on VLSI Design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/BF00137250"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/43.771184"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206393"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1994.326901"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527955"},{"key":"ref25","first-page":"261","article-title":"Random Test Generation using Concurrent Logic Simu-lation","author":"schuler","year":"1975","journal-title":"Proc of the Design Auto Conf"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01386999.pdf?arnumber=1386999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T12:45:58Z","timestamp":1497617158000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1386999\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1386999","relation":{},"subject":[]}}