{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:54:39Z","timestamp":1747810479237},"reference-count":42,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1387330","type":"proceedings-article","created":{"date-parts":[[2005,3,7]],"date-time":"2005-03-07T13:32:27Z","timestamp":1110202347000},"page":"688-697","source":"Crossref","is-referenced-by-count":26,"title":["Trends in testing integrated circuits"],"prefix":"10.1109","author":[{"given":"B.","family":"Vermeulen","sequence":"first","affiliation":[]},{"given":"C.","family":"Hora","sequence":"additional","affiliation":[]},{"given":"B.","family":"Kruseman","sequence":"additional","affiliation":[]},{"given":"E.J.","family":"Marinissen","sequence":"additional","affiliation":[]},{"given":"R.","family":"van Rijsinge","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894265"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041768"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"ref33"},{"journal-title":"IEEE Standard Test Interface Language (STIL) for Digital Test Vector Data - Language Manual - IEEE Std 1450 0–1999 IEEE New York","article-title":"IEEE Computer Society","year":"1999","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEMT.2003.1225902"},{"key":"ref30","first-page":"1120","article-title":"DfT-Focused Chip Testers: What Can They Really Do?","author":"comen","year":"2000","journal-title":"Proceedings IEEE International Test Conference (ITC)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041766"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894213"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.816206"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041765"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470686"},{"key":"ref40","first-page":"579","article-title":"Logic Mapping on ASIC Products","author":"benware","year":"2002","journal-title":"Proc of International Symposium for Testing and Failure Analysis"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1109\/TEST.2001.966622","article-title":"Neighbor selection for variance reduction in Iddq and other parametric data","author":"daasch","year":"2001","journal-title":"Proceedings IEEE International Test Conference (ITC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041819"},{"key":"ref13","first-page":"962","article-title":"Flip-Flop Circuit with Fault Location Test Capability","author":"kobayashi","year":"1968","journal-title":"Proceedings IECEO Conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/54.32412"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/944027.944029"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269215"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743146"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016545607915"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271086"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271110"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271071"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894197"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470645"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766675"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271095"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529895"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386955"},{"key":"ref7","first-page":"778","article-title":"A comparison of Defect Models for Fault Localisation with Iddq measurements, Very-low Voltage Testing for Weak CMOS Logic ICs","author":"aitken","year":"1992","journal-title":"Proceedings IEEE International Test Conference (ITC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/54.980051"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470715"},{"journal-title":"Semiconductor Industry Association International Technology Roadmap for Semiconductors (ITRS) SLA","year":"2003","key":"ref1"},{"year":"2001","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2002.1181731"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337352"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2003.1214370"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/54.20387"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966695"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557122"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766671"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01387330.pdf?arnumber=1387330","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T12:45:59Z","timestamp":1497617159000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1387330\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1387330","relation":{},"subject":[]}}