{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:33:41Z","timestamp":1729636421833,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1387340","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T15:07:39Z","timestamp":1111417659000},"page":"773-782","source":"Crossref","is-referenced-by-count":11,"title":["DFT for test optimisations in a complex mixed-signal SOC - case study on TI's TNETD7300 ADSL modem device"],"prefix":"10.1109","author":[{"given":"K.","family":"Nikila","sequence":"first","affiliation":[]},{"given":"R.A.","family":"Parekhji","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/54.953273"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"916","DOI":"10.1109\/TEST.2001.966715","article-title":"A New Method for Improved Tester Utilisation","author":"khoche","year":"2001","journal-title":"Proc Intl Test Conf"},{"key":"ref12","first-page":"130","article-title":"Testing Embedded Core-Based System ICs","author":"zorian","year":"1998","journal-title":"Proc Intl Test Conf"},{"key":"ref13","first-page":"365","article-title":"On IEEE P1500's Standard for Embedded Core Test","volume":"18","author":"marinissen","year":"2002","journal-title":"JETTA"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268883"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766653"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","author":"krstic","year":"1998","journal-title":"Delay Fault Testing for VLSI Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011103"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041869"},{"key":"ref19","first-page":"416","article-title":"Wrapper Design for Testing IP Cores with Multiple Clock Domains","author":"xu","year":"2004","journal-title":"Proc DATE Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894200"},{"journal-title":"Design-for-Test for Digital ICs and Embedded Core Systems","year":"2000","author":"crouch","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041825"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041808"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270907"},{"key":"ref7","first-page":"764","article-title":"Testability Features of the Alpha 21364 Microprocessor","author":"bhavsar","year":"2003","journal-title":"Proc Intl Test Conf"},{"journal-title":"System-on-a-Chip Design and Test","year":"2000","author":"rajsuman","key":"ref2"},{"journal-title":"Surviving the SoC Revolution","year":"1999","author":"chang","key":"ref1"},{"journal-title":"TNETD7300 Users Guide","year":"2003","key":"ref9"},{"journal-title":"Logic Vision Adding Memory BIST - Design Flow","year":"2002","key":"ref20"},{"journal-title":"Mentor Graphics ATPG Tools Reference Manual","year":"2003","key":"ref21"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01387340.pdf?arnumber=1387340","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T13:34:15Z","timestamp":1497620055000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1387340\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1387340","relation":{},"subject":[]}}