{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:18:55Z","timestamp":1767183535666},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1387348","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T20:07:39Z","timestamp":1111435659000},"page":"847-856","source":"Crossref","is-referenced-by-count":18,"title":["Hierarchical DFT methodology - a case study"],"prefix":"10.1109","author":[{"given":"J.","family":"Remmers","sequence":"first","affiliation":[]},{"given":"M.","family":"Villalba","sequence":"additional","affiliation":[]},{"given":"R.","family":"Fisette","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966728"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271102"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041803"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041875"},{"key":"ref4","article-title":"Facilitating Rapid First Silicon Debug","author":"hari","year":"2002","journal-title":"International Test Conference"},{"key":"ref3","article-title":"Heading off test problems posed by SoC","author":"press","year":"2000","journal-title":"EE Times"},{"key":"ref6","article-title":"DFT Takes on Test Cost in Final Combat","author":"ron","year":"2001","journal-title":"Integrated System Design"},{"key":"ref5","article-title":"Test Methodology for Motorola's High Performance e500 Core Based on PowerPC Instruction Set Architecture","author":"metayer","year":"2002","journal-title":"International Test Conference"},{"key":"ref8","article-title":"Keynote: Nanometer Design Challenges","author":"sudhakar","year":"2002","journal-title":"Magma Nanometer Design Seminar"},{"key":"ref7","article-title":"Overview of Quality and Reliability Issues in the National Technology Roadmap for Semiconductors","author":"sematech","year":"0","journal-title":"98013448A-TR"},{"key":"ref2","article-title":"Defect-Based Test: A Key Enabler for Successful Migration to Structural Test","author":"kundu","year":"0","journal-title":"Intel Technology Journal QI"},{"article-title":"Design for Test for Digital IC's and Embedded Core Systems","year":"0","author":"crouch","key":"ref1"},{"key":"ref9","article-title":"Efficient DFT Verification Methodology Using Skeleton Netlist and ATPG tool, a Case Study","author":"fisette","year":"2003","journal-title":"1st Int Test Synthesis Workshop"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01387348.pdf?arnumber=1387348","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T03:57:56Z","timestamp":1489550276000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1387348\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1387348","relation":{},"subject":[]}}