{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T15:59:27Z","timestamp":1775318367384,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1387349","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T20:07:39Z","timestamp":1111435659000},"page":"857-866","source":"Crossref","is-referenced-by-count":4,"title":["A code-less BIST processor for embedded test and in-system configuration of boards and systems"],"prefix":"10.1109","author":[{"given":"C.J.","family":"Clark","sequence":"first","affiliation":[]},{"given":"M.","family":"Ricchetti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198689"},{"key":"ref11","article-title":"Method and Apparatus for Optimized Parallel Testing and Access of Electronic Circuits","author":"m","year":"2001"},{"key":"ref12","article-title":"Method and Apparatus for Optimized Parallel Testing and Access of Electronic Circuits","author":"cj","year":"2001","journal-title":"World Intellectual Property Organization"},{"key":"ref13","article-title":"Using JAM STAPL for ISP & ICR via an Embedded Processor","author":"anon","year":"2000","journal-title":"Altera Corp Application Note 122"},{"key":"ref14","article-title":"Method and Apparatus for Providing Optimized Access to Circuits for Debug, Programming, and Test","author":"m","year":"2003"},{"key":"ref15","article-title":"Method and Apparatus for Providing Optimized Access to Circuits for Debug, Programming, and Test","author":"m","year":"2000","journal-title":"World Intellectual Property Organization"},{"key":"ref16","article-title":"Hierarchical Boundary-Scan - A chip-set solution","author":"stephen","year":"2001","journal-title":"International Test Conference"},{"key":"ref17","article-title":"TRIBuTE™ Board and Platform Test Methodology","author":"jay","year":"2003","journal-title":"International Test Conference"},{"key":"ref18","article-title":"Parallel IEEE 1149.1 technique optimizes PCB test and configuration","author":"cj","year":"2004","journal-title":"Test and Measurement World"},{"key":"ref4","article-title":"IEEE Standard for In-System Configuration of Programmable Devices","year":"0"},{"key":"ref3","article-title":"IEEE Standard Test Access Port and Boundary-Scan Architecture","year":"0","journal-title":"Institute of electrical and electronic engineers Inc"},{"key":"ref6","article-title":"A Fast Access Controller for In-System Programming of FLASH Memory Devices","author":"cj","year":"2003","journal-title":"2nd IEEE International Board Test Workshop"},{"key":"ref5","article-title":"Test-Bus Controller SN74ACT8990","author":"forstner","year":"2000","journal-title":"Texas Instruments Application Report"},{"key":"ref8","article-title":"Method and Apparatus for Embedded Built-In Self-Test (BIST) of Electronic Circuits and Systems","author":"m","year":"2001"},{"key":"ref7","article-title":"Boundary Scan Signals Future Age of Test","volume":"7 1","author":"kenneth","year":"2002","journal-title":"EP&P"},{"key":"ref2","article-title":"Embedded Boundary Scan Testing","author":"van","year":"2002","journal-title":"Digest Board Test Workshop (BTW03)"},{"key":"ref1","article-title":"An Embedded Test and Configuration Processor for Self-Testable and Field Re-Configurable Systems","author":"cj","year":"2003","journal-title":"2nd IEEE International Board Test Workshop"},{"key":"ref9","article-title":"Method and Apparatus for Embedded Built-In Self-Test (BIST) of Electronic Circuits and Systems","author":"m","year":"2002"}],"event":{"name":"International Test Conference 2004","location":"Charlotte, NC, USA","acronym":"TEST-04"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01387349.pdf?arnumber=1387349","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T03:57:57Z","timestamp":1489550277000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1387349\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1387349","relation":{},"subject":[]}}