{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T21:22:51Z","timestamp":1725744171067},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1387359","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T20:07:39Z","timestamp":1111435659000},"page":"945-952","source":"Crossref","is-referenced-by-count":17,"title":["Test cost reduction through a reconfigurable scan architecture"],"prefix":"10.1109","author":[{"given":"B.","family":"Arslan","sequence":"first","affiliation":[]},{"given":"A.","family":"Orailoglu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197641"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"732","DOI":"10.1145\/775832.776020","article-title":"Test Application Time and Volume Compression Through Seed Overlapping","author":"rao","year":"2003","journal-title":"DAC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998303"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269073"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197675"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref16","article-title":"On the Generatjon of Test Patterns for Combinational Circuits","author":"lee","year":"0","journal-title":"Technical Report 12-93"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227782"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.913754"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766654"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011104"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781060"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843829"},{"key":"ref7","first-page":"110","article-title":"TestPattem Compression Using Prelude Vectors in Fan-out Scan Chain with Feedback Architecture","author":"oh","year":"2003","journal-title":"DATE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743186"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"agrawal","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378388"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01387359.pdf?arnumber=1387359","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T03:56:44Z","timestamp":1706068604000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1387359\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1387359","relation":{},"subject":[]}}