{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:44:50Z","timestamp":1729655090486,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1387364","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T15:07:39Z","timestamp":1111417659000},"page":"988-996","source":"Crossref","is-referenced-by-count":4,"title":["Programmable at-speed array and functional BIST for embedded DRAM LSI"],"prefix":"10.1109","author":[{"given":"M.","family":"Kume","sequence":"first","affiliation":[]},{"given":"K.","family":"Uehara","sequence":"additional","affiliation":[]},{"given":"M.","family":"Itakura","sequence":"additional","affiliation":[]},{"given":"H.","family":"Sawamoto","sequence":"additional","affiliation":[]},{"given":"T.","family":"Kobayashi","sequence":"additional","affiliation":[]},{"given":"M.","family":"Hasegawa","sequence":"additional","affiliation":[]},{"given":"H.","family":"Hayashi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"A 16MB cache DRAM LSI with Internal 35.8GB\/s Memory Bandwidth for Simultaneous Read and Write Operation","author":"nakayama","year":"2000","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.726568"},{"key":"ref6","first-page":"443","article-title":"Scan vs. Functional Testing - A Comparative Effectiveness Study on Motorola‘s Mmc2107 TM","author":"tumin","year":"2000","journal-title":"2000 International Test Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234385"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2003.1194772"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966682"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966630"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966631"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/54.922800","article-title":"design and test of large embedded memories: an overview","volume":"18","author":"rajsuman","year":"2001","journal-title":"IEEE Design and Test of Computers"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01387364.pdf?arnumber=1387364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T13:34:15Z","timestamp":1497620055000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1387364\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1387364","relation":{},"subject":[]}}