{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T15:40:27Z","timestamp":1758123627953},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1387377","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T15:07:39Z","timestamp":1111417659000},"page":"1044-1052","source":"Crossref","is-referenced-by-count":1,"title":["Analysis of delay caused by bridging faults in RLC interconnects"],"prefix":"10.1109","author":[{"given":"Q.","family":"Zhou","sequence":"first","affiliation":[]},{"given":"K.","family":"Mohanram","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Semiconductor Industry Association","article-title":"The international technology roadmap for semiconductors","year":"2003","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/APCAS.1996.569224"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"688","DOI":"10.1109\/TEST.2001.966689","article-title":"A study of bridging defect probabilities on a PentiumTM4 CPU","author":"krishnaswamy","year":"2001","journal-title":"Proc Intl Test Conference"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2000.873783"},{"key":"ref14","first-page":"379","article-title":"A circuit-level fault model for resistive opens and bridges","author":"li","year":"2003","journal-title":"Proc VLSI Test Symposium"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894244"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519701"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894196"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743135"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/5.843000"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639698"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.802276"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.800457"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643399"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197679"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207759"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.800459"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-1685-9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011162"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527915"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2002.806802"},{"key":"ref21","article-title":"Defect-based test: A key enabler for successful migration to structural test","author":"sengupta","year":"1999","journal-title":"Intel Technology Journal"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494359"},{"journal-title":"Computer Methods for Circuit Analysis and Design","year":"1994","author":"vlach","key":"ref23"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041799"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01387377.pdf?arnumber=1387377","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T13:34:15Z","timestamp":1497620055000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1387377\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1387377","relation":{},"subject":[]}}