{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:27:05Z","timestamp":1775665625365,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1387378","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T20:07:39Z","timestamp":1111435659000},"page":"1053-1060","source":"Crossref","is-referenced-by-count":43,"title":["ALAPTF: a new transition fault model and the ATPG algorithm"],"prefix":"10.1109","author":[{"given":"P.","family":"Gupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.S.","family":"Hsiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"225","article-title":"FSIMGEO: A Test Generation Method for Path Delay Fault Test Using Fault Simulation and Genetic Optimization","author":"yihe","year":"2001","journal-title":"Proc ASIC\/SoC Conference"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966683"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1999.745202"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041853"},{"key":"ref14","first-page":"592","article-title":"An Efficient Algorithm for Finding the K Longest Testable Paths Through Each Gate in a Combinational Circuit","author":"qiu","year":"2003","journal-title":"Proc ITC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167519"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012689"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.700722"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.658571"},{"key":"ref19","author":"press","year":"1988","journal-title":"Numerical Recipes in C The Art of Scientific Computing"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.238615"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292299"},{"key":"ref6","article-title":"Robust and Nonrobust Tests for Path Delay Faults in a Combinational Circuit","author":"park","year":"1987","journal-title":"ITC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.511566"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.88928"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1109\/ICVD.1995.512097","article-title":"An efficient automatic generation system for path delay faults in combinational Circuits","author":"majhi","year":"1995","journal-title":"VLSI Design Conference"},{"key":"ref2","article-title":"Model for delay faults based upon paths","author":"smith","year":"1985","journal-title":"ITC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1998.646634"},{"key":"ref9","first-page":"1550","article-title":"RESIST: A recursive test pattern generation algorithm for path delay faults considering various test classes","author":"fuchs","year":"1991","journal-title":"IEEE Trans Computer-Aided Design of Integrated Circuits and Systems"}],"event":{"name":"International Test Conference 2004","location":"Charlotte, NC, USA","acronym":"TEST-04"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01387378.pdf?arnumber=1387378","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T17:34:15Z","timestamp":1497634455000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1387378\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1387378","relation":{},"subject":[]}}