{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:59:19Z","timestamp":1725458359039},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1387383","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T20:07:39Z","timestamp":1111435659000},"page":"1091-1099","source":"Crossref","is-referenced-by-count":0,"title":["How to bridge the gap between simulation and test"],"prefix":"10.1109","author":[{"given":"M.","family":"Zambaldi","sequence":"first","affiliation":[]},{"given":"W.","family":"Ecker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","article-title":"Comparison of Sequential VHDL and C Revised","author":"zinn","year":"2001","journal-title":"International HDL Conference"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IVC.1995.512463"},{"key":"ref10","article-title":"Mixed-Level Simulation Technology - Part 1","author":"fazakerfy","year":"1994","journal-title":"Electronic Product Design"},{"key":"ref11","article-title":"Multilevel Simulation in the Design of Communication Systems","author":"garbe","year":"1994","journal-title":"New Sci"},{"article-title":"System Design - A Practical Guide with SpecC","year":"2001","author":"gerstlauer","key":"ref12"},{"key":"ref13","article-title":"Simulaton-Based Test Programm Verifiaction Using the SZ Testsystem Environment","author":"goldbach","year":"1998","journal-title":"IMSTW"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494317"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IVC.1998.660690"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VIUF.1994.323970"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/40.748797"},{"year":"1997","key":"ref18","article-title":"LevBencher VHDL 0.6 Evaluation"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1999.761094"},{"key":"ref28","article-title":"Engineering of Computer-Based Systems: An Emerging Discipline","author":"sztipanovits","year":"1998","journal-title":"Conference and Workshop on Engineering of Computer-Based Systems"},{"key":"ref4","article-title":"A Virtual Test Revolution","author":"boettche","year":"1998","journal-title":"ISD"},{"journal-title":"SystemC Organisation","year":"0","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.1997.581677"},{"key":"ref6","article-title":"AnFPGA-Based Development Platform for the Virtual Real-Time Processor Component SPEAR","author":"delvai","year":"2002","journal-title":"Proceedings of IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems"},{"year":"1992","key":"ref29","article-title":"IEEE Standard for Waveform and Vector Exchange (WAVES)"},{"key":"ref5","article-title":"A Testing Methodology for VHDL Based High-Level Designs","author":"buonanno","year":"1997","journal-title":"Proc Workshop on Libraries Component Modeling and Quality Assurance"},{"key":"ref8","article-title":"VHDL Model Verification and System Life Cycle Support","author":"drager","year":"1996","journal-title":"Proc VHDL Int Users Forum"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECBS.1999.755873"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1109\/DAC.1997.597249","article-title":"Hardware\/Software Co-Simulation in a VHDL-Based Testbench Approach","author":"bauer","year":"1997","journal-title":"Design Automation Conference"},{"key":"ref9","article-title":"Re-Use Potentials in Hardware Design","author":"ecker","year":"1998","journal-title":"Informationstechnik und Technische Informatik"},{"key":"ref1","article-title":"A VHDL-Based Hierarchical, Highly Flexible and Extendable Testbench Approach","author":"bauer","year":"1996","journal-title":"International High Level Design Validation and Test Workshop"},{"key":"ref20","article-title":"Comprehensive SOC Verification using Enhanced Vera","author":"rhee","year":"2000","journal-title":"On-Chip System Design Conference"},{"key":"ref22","article-title":"Inside HDL Testbench Tutorial","author":"saunders","year":"1995","journal-title":"Integrated System Design"},{"article-title":"Tools verifies test during chip design","year":"1997","author":"runyon","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2001.915205"},{"key":"ref23","doi-asserted-by":"crossref","DOI":"10.1109\/EURDAC.1995.527459","article-title":"How to Efficiently Build VHDL Testbencnes","author":"sch\u00fctz","year":"1995","journal-title":"European Design Automation Conference"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/AUTEST.1994.381506"},{"key":"ref25","article-title":"Verifying an ARM Core","author":"sharma","year":"2001","journal-title":"Integrated System Design"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01387383.pdf?arnumber=1387383","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,4]],"date-time":"2019-02-04T22:02:34Z","timestamp":1549317754000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1387383\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1387383","relation":{},"subject":[]}}