{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:54:59Z","timestamp":1725540899811},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1387384","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T20:07:39Z","timestamp":1111435659000},"page":"1100-1107","source":"Crossref","is-referenced-by-count":4,"title":["Simulation requirements for vectors in ATE formats"],"prefix":"10.1109","author":[{"given":"R.","family":"Raghuraman","sequence":"first","affiliation":[]}],"member":"263","reference":[{"journal-title":"Waveform Generation Language TDS documentation","year":"0","key":"ref10"},{"journal-title":"Extensions to STIL for Tester Target Specification PAR for P1450 3","year":"0","key":"ref11"},{"journal-title":"ESNUG 420","article-title":"What do gate-level sims buy you these days?","year":"3","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041771"},{"key":"ref14","article-title":"Writing Verilog models for Simulation performance, Synthesis and other CAE tools","author":"cooley","year":"1994","journal-title":"OVI - Verilog HDL Conf"},{"year":"0","key":"ref15","article-title":"Verilog Programming Language Interface"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IVC.1998.660675"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894239"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529919"},{"key":"ref6","first-page":"4\/1","article-title":"Solutions to the problems of test vector translation","author":"crockford","year":"1988","journal-title":"IEE Colloqium on ' Computer Aided Test and Diagnosis'"},{"key":"ref5","first-page":"336","article-title":"Testing asynchronous chips","author":"roncken","year":"1995","journal-title":"Israel Workshop on Asynchronous VLSI"},{"journal-title":"Standard Test Interface Language","year":"0","key":"ref8"},{"key":"ref7","article-title":"Extending EDA Environment from Design to Test","author":"rajsurnan","year":"2002","journal-title":"llth Asian Test Symp"},{"key":"ref2","first-page":"56","article-title":"100 Mhz Algorithmic pattern generator for memory testing","author":"shimuzu","year":"1980","journal-title":"IEEE Int Test Conf"},{"journal-title":"SEMATECH","article-title":"Int. Technology Roadmap for Semiconductors","year":"1999","key":"ref1"},{"journal-title":"Texas Instruments TI TDL Manual","year":"0","key":"ref9"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01387384.pdf?arnumber=1387384","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T23:36:04Z","timestamp":1489534564000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1387384\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1387384","relation":{},"subject":[]}}