{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T03:30:08Z","timestamp":1725507008161},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1387385","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T20:07:39Z","timestamp":1111435659000},"page":"1108-1117","source":"Crossref","is-referenced-by-count":1,"title":["A DFT technique for delay fault testability and diagnostics in 32-bit high performance CMOS ALUs"],"prefix":"10.1109","author":[{"given":"B.","family":"Chatterjee","sequence":"first","affiliation":[]},{"given":"M.","family":"Sachdev","sequence":"additional","affiliation":[]},{"given":"A.","family":"Keshavarzi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041870"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5573-5"},{"key":"ref12","first-page":"192","article-title":"470ps 64-bit Parallel Adder","author":"park","year":"2000","journal-title":"Proceedings of the Symposium on VLSI Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.962283"},{"journal-title":"BSIM3 130nm 90nm and 65nm predictive technology process files","year":"0","key":"ref14"},{"key":"ref15","first-page":"201","article-title":"New paradigm of predictive MOSFET and interconnect modeling for early circuit design","author":"cao","year":"2000","journal-title":"Proceedings of IEEE CICC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.10"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743133"},{"key":"ref3","first-page":"181","article-title":"On Effective IDDQ Testing of Low Voltage CMOS Circuits Using Leakage Control Techniques","author":"cheng","year":"2000","journal-title":"Proceedings of the IEEE International Symposium on Quality Electronic Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639607"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639727"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529854"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470686"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/54.914627"},{"journal-title":"Semiconductor Industry Association","article-title":"International Technology Roadmap for Semiconductors, 2001Edition","year":"2001","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805641"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01387385.pdf?arnumber=1387385","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T23:35:56Z","timestamp":1489534556000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1387385\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1387385","relation":{},"subject":[]}}