{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:36:09Z","timestamp":1729650969189,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1387386","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T15:07:39Z","timestamp":1111417659000},"page":"1118-1127","source":"Crossref","is-referenced-by-count":9,"title":["Tri-scan: a novel DFT technique for CMOS path delay fault testing"],"prefix":"10.1109","author":[{"given":"R.","family":"Datta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ravi Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Sebastine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.A.","family":"Abraham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"d'Abreu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/TCAD.1987.1270315","article-title":"On Delay Fault Testing in Logic Circuits","volume":"6","author":"lin","year":"1987","journal-title":"IEEE Transactions on Computer Aided Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527892"},{"key":"ref13","first-page":"714","article-title":"Skewed Load transition Test: Part II, Coverage","author":"savir","year":"1992","journal-title":"International Test Conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292299"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"393","DOI":"10.1109\/VTEST.1996.510884","article-title":"Applying Two Pattern Tests usign Scan-Mapping","author":"touba","year":"1996","journal-title":"IEEE VLSl Test Symposium"},{"journal-title":"EE382M VLSI-2 Class Notes","year":"0","key":"ref16"},{"key":"ref17","first-page":"130","article-title":"The Test and Debug Features of the AMD· K7™ Microprocessor","author":"wood","year":"1999","journal-title":"International Test Conference"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.180267"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519696"},{"key":"ref6","first-page":"92","article-title":"A 7th-Generation x86 Microprocessor","author":"hesley","year":"1999","journal-title":"International Solid State Circuits Conference"},{"key":"ref5","first-page":"462","article-title":"A Logic Design Structure for Design for Testability","author":"eichelberger","year":"1977","journal-title":"Design Automation Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675555"},{"key":"ref7","first-page":"486","article-title":"Delay Test Generation","author":"hsieh","year":"1977","journal-title":"Design Automation Conference"},{"key":"ref2","article-title":"A Low Latency Low Power 4-to-2 Carry Save Adder","author":"datta","year":"0","journal-title":"International Symposium on Circuits and Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.238614"},{"key":"ref9","first-page":"278","article-title":"Transition Faults in Combinational Circuits: Input Transition Test Generation and Fault Simulation","author":"levendel","year":"1986","journal-title":"Symposium on Fault-Tolerant Computing"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01387386.pdf?arnumber=1387386","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,4]],"date-time":"2019-02-04T17:02:33Z","timestamp":1549299753000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1387386\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1387386","relation":{},"subject":[]}}