{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:46:17Z","timestamp":1725561977551},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1387395","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T20:07:39Z","timestamp":1111435659000},"page":"1223-1231","source":"Crossref","is-referenced-by-count":0,"title":["Risks associated with faults within test pattern compactors and their implications on testing"],"prefix":"10.1109","author":[{"given":"C.","family":"Metra","sequence":"first","affiliation":[]},{"given":"T.M.","family":"Mak","sequence":"additional","affiliation":[]},{"given":"M.","family":"Omana","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"67","article-title":"Should We Make Our Design for Testability Schemes Fault Secure ?","author":"metra","year":"2004","journal-title":"Proc IEEE Eur Test Symp"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.2271"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/54.632881"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IMTC.1998.679820"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.543772"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670851"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766646"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966618"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923417"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041774"},{"article-title":"Digital Telephony","year":"1982","author":"bellamy","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271089"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1155\/2000\/42016"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966676"},{"key":"ref6","first-page":"461","article-title":"Using a Hierarchical DFT Methodology in High Frequency Processor Designs for Improved Delay Fault Testability","author":"kessler","year":"2002","journal-title":"Proc of Int Test Conf"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2003.818734"},{"key":"ref5","first-page":"894","article-title":"Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST","author":"liang","year":"2002","journal-title":"Proc of Int Test Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268944"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2002.1029646"},{"key":"ref2","first-page":"141","article-title":"Test and On-Line Debug Capabilities of IEEE Std 1149.1 in Ultra SPARC-III Microprocessor","author":"golshan","year":"2000","journal-title":"Proc of IEEE Int Test Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/977091.977153"},{"journal-title":"The 2001 International Technology Roadmap for Semiconductors","article-title":"Semiconductor Industry Assoc., San Jose, Calif","year":"2001","key":"ref1"},{"key":"ref20","first-page":"101","article-title":"Analysis and Design of Optimal Combinational Compactors","author":"wohl","year":"2003","journal-title":"Proc of IEEE VLSI Test Symp"},{"key":"ref22","first-page":"878","article-title":"Design of Dynamically Checked Computers","author":"carter","year":"1968","journal-title":"Proc IFIP '68"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675139"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527915"},{"key":"ref23","first-page":"292","article-title":"Resistive Shorts Within CMOS Gates","author":"hao","year":"1991","journal-title":"Proc of IEEE Int Test Conf"},{"key":"ref26","first-page":"167","article-title":"Novel Implementation for Highly Testable Parity Code Checkers","author":"metra","year":"1998","journal-title":"Proc On-Line Testing Workshop"},{"key":"ref25","first-page":"948","article-title":"CMOS Checkers with Testable Bridging and Transistor Stuck on Faults","author":"metra","year":"1992","journal-title":"Proc of IEEE Int Test Conf"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01387395.pdf?arnumber=1387395","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T02:29:15Z","timestamp":1489458555000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1387395\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1387395","relation":{},"subject":[]}}