{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:08:52Z","timestamp":1729670932017,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1387401","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T15:07:39Z","timestamp":1111417659000},"page":"1269-1275","source":"Crossref","is-referenced-by-count":2,"title":["Impact of body bias on delay fault testing of nanoscale CMOS circuits"],"prefix":"10.1109","author":[{"given":"B.C.","family":"Paul","sequence":"first","affiliation":[]},{"given":"C.","family":"Neau","sequence":"additional","affiliation":[]},{"given":"K.","family":"Roy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810054"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871537"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810053"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871511"},{"article-title":"Fundamental of Modern VLSI Devices","year":"1998","author":"taur","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/16.75219"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041782"},{"year":"0","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221203"},{"article-title":"lntroduction to Algorithms","year":"1991","author":"cormen","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.62769"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/43.21819","article-title":"On Path Selection in Combinational Logic Circuits","volume":"8","author":"li","year":"1989","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref6","first-page":"587","article-title":"Performance Sensitivity Analysis Using Statistical Methods and Its Applications to Delay Testing","author":"liou","year":"2000","journal-title":"Proc Asia South Pacific Design Automation Conf (ASPDAC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529826"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1109\/DATE.2003.1253588","article-title":"Statistical Timing Analysis using Bounds","author":"agarwal","year":"2003","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119940"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.645063"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746474"},{"key":"ref9","first-page":"271","article-title":"Statistical Delay Computation Considering Spatial Correlations","author":"agarwal","year":"2003","journal-title":"Proc Design Automation Conf (DAC)"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01387401.pdf?arnumber=1387401","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,4]],"date-time":"2019-02-04T17:02:34Z","timestamp":1549299754000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1387401\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1387401","relation":{},"subject":[]}}