{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:38:55Z","timestamp":1725467935142},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2005.1583970","type":"proceedings-article","created":{"date-parts":[[2006,2,6]],"date-time":"2006-02-06T10:51:40Z","timestamp":1139223100000},"page":"137-145","source":"Crossref","is-referenced-by-count":13,"title":["Identification of systematic yield limiters in complex asics through volume structural test fail data visualization and analysis"],"prefix":"10.1109","author":[{"given":"C.","family":"Schuermyer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Cota","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Madge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Benware","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","first-page":"460","article-title":"Pattern Recognition of Bit Fail Maps","author":"faucher","year":"1983","journal-title":"Proceedings of The International Test Conference"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2004.1309549"},{"key":"14","first-page":"140","author":"gloor","year":"0","journal-title":"Microelectronics Failure Analysis The Power of Semiconductor Memory Failure Signature Analysis"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299232"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387327"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382673"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386963"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271071"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011113"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805768"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041768"},{"key":"5","first-page":"22","article-title":"Yield Enhancement with Bitmap Analysis","author":"bernstein","year":"1998","journal-title":"KLA-Tencor"},{"key":"4","article-title":"A New Paradigm for Evaluating IC Yield Loss","author":"ciplickas","year":"2001","journal-title":"Solid State Technology"},{"key":"9","first-page":"579","article-title":"Driving Baseline Yields on ASICs using Logic Mapping","author":"benware","year":"2002","journal-title":"Proceedings of the International Symposium for Testing and Failure Analysis"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894265"}],"event":{"name":"IEEE International Conference on Test, 2005.","location":"Charlotte, NC, USA"},"container-title":["IEEE International Conference on Test, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10560\/33431\/01583970.pdf?arnumber=1583970","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T01:04:57Z","timestamp":1489539897000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1583970\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/test.2005.1583970","relation":{},"subject":[]}}