{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:06:01Z","timestamp":1725523561004},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2005.1583995","type":"proceedings-article","created":{"date-parts":[[2006,2,6]],"date-time":"2006-02-06T10:51:40Z","timestamp":1139223100000},"page":"369-377","source":"Crossref","is-referenced-by-count":3,"title":["A low power and low cost scan test architecture for multi-clock domain socs using virtual divide and conquer"],"prefix":"10.1109","author":[{"given":"S.","family":"Arasu T.","sequence":"first","affiliation":[]},{"given":"C.P.","family":"Ravikumar","sequence":"additional","affiliation":[]},{"given":"S.K.","family":"Nandy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Int Tech Roadmap for Semiconductors","year":"0","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843824"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966687"},{"key":"15","article-title":"Scan Test Power Estimation and Optimization","author":"ravikumar","year":"2003","journal-title":"Proc Synopsys Users Group Conf"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386970"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894298"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776000"},{"key":"12","article-title":"Handling Multiple Clock Domains in Scan Design","author":"makar","year":"1999","journal-title":"Integrated System Design Magazine"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"year":"0","key":"20"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990291"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743185"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041755"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706917"},{"year":"0","key":"6"},{"key":"5","first-page":"176","article-title":"Challenges in Clock Gating for a Low Power ASIC Methodology","author":"garrett","year":"1999","journal-title":"Proc of Design Automation Conference"},{"journal-title":"Design-for-test for Digital IC's and Embedded Core Systems","year":"0","author":"crouch","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966672"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805650"}],"event":{"name":"IEEE International Conference on Test, 2005.","location":"Charlotte, NC, USA"},"container-title":["IEEE International Conference on Test, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10560\/33431\/01583995.pdf?arnumber=1583995","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T00:16:36Z","timestamp":1489536996000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1583995\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/test.2005.1583995","relation":{},"subject":[]}}