{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T20:24:49Z","timestamp":1761942289806,"version":"build-2065373602"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2005.1584031","type":"proceedings-article","created":{"date-parts":[[2006,2,6]],"date-time":"2006-02-06T15:51:40Z","timestamp":1139241100000},"page":"687-696","source":"Crossref","is-referenced-by-count":29,"title":["Logic soft errors a major barrier to robust platform design"],"prefix":"10.1109","author":[{"given":"S.","family":"Mitra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ming Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.M.","family":"Mak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Seifert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Zia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kee Sup Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1145\/280756.280911","article-title":"A unified approach in the analysis of latches and flip-flops for low-power systems","author":"stojanovic","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311877"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/92.736128"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1147\/rd.435.0863"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/54.825675"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.831993"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2003.1197722"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/24.994913"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639630"},{"key":"2","first-page":"300","article-title":"SRAM SER in 90, 130 and 180 nm bulk and SOI technologies","author":"cannon","year":"2004","journal-title":"Proc Intl Reliability Physics Symp"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/7298.946456"},{"key":"10","first-page":"204","article-title":"A Theory of Asynchronous Circuits","author":"muller","year":"1959","journal-title":"Proc Int Symp Theory Switching"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2002.1035377"},{"year":"0","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584062"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003566"},{"key":"8","first-page":"2","article-title":"Logic Soft Errors in Sub-65nm Technologies: Design and CAD Challenges","author":"mitra","year":"2005","journal-title":"Proc Design Automation Conf"}],"event":{"name":"IEEE International Conference on Test, 2005.","location":"Charlotte, NC, USA"},"container-title":["IEEE International Conference on Test, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10560\/33431\/01584031.pdf?arnumber=1584031","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T02:59:34Z","timestamp":1497668374000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1584031\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/test.2005.1584031","relation":{},"subject":[]}}