{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:51:58Z","timestamp":1747806718994},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2005.1584050","type":"proceedings-article","created":{"date-parts":[[2006,2,6]],"date-time":"2006-02-06T15:51:40Z","timestamp":1139241100000},"page":"858-866","source":"Crossref","is-referenced-by-count":11,"title":["CMOS high-speed, high-precision timing generator for 4.266-gbps memory test system"],"prefix":"10.1109","author":[{"given":"M.","family":"Suda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Yamamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Okayasu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Kantake","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Sudou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Watanabe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"1255","article-title":"34.1-Gbps Low Jitter, Low BER High-Speed Parallel CMOS Interface for Interconnections in High-Speed Memory Test System","author":"watanabe","year":"2004","journal-title":"Proceedings IEEE International Test Conference"},{"year":"1996","author":"okayasu","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041844"},{"key":"5","first-page":"348","article-title":"Realizing a Production ATE Custom Processor and Timing 1C Containing 400 Independent Low-Power and High-Linearity Timing Verniers","author":"arkin","year":"2004","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387337"}],"event":{"name":"IEEE International Conference on Test, 2005.","location":"Charlotte, NC, USA"},"container-title":["IEEE International Conference on Test, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10560\/33431\/01584050.pdf?arnumber=1584050","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T17:37:15Z","timestamp":1489599435000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1584050\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/test.2005.1584050","relation":{},"subject":[]}}