{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T07:42:30Z","timestamp":1748590950706},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2005.1584065","type":"proceedings-article","created":{"date-parts":[[2006,2,6]],"date-time":"2006-02-06T10:51:40Z","timestamp":1139223100000},"page":"992-999","source":"Crossref","is-referenced-by-count":19,"title":["Testing high-speed, large scale implementation of serdes i\/os on chips used in throughput computing systems"],"prefix":"10.1109","author":[{"given":"I.","family":"Robertson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Hetherington","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Leslie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Parulkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Lesnikoski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"JEDEC Solid state Technology Association","article-title":"Fully Buffered DIMM Specifications","year":"0","key":"13"},{"journal-title":"Semiconductor Test Consortium","article-title":"OPENSTAR? Specifications","year":"2003","key":"14"},{"key":"11","article-title":"Yield, Overall Environment Timing Accuracy, and Defect Level Trade-offs for High-Speed Interconnect Device Testing","author":"wang","year":"2003","journal-title":"Asian Test Symp Proc"},{"year":"0","key":"12","article-title":"PCI Express Specifications"},{"key":"3","article-title":"Niagara: A 32-Way Multithreaded Spare Processor","author":"kongetira","year":"0","journal-title":"IEEE Micro March\/April 2005"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.49"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271111"},{"key":"7","article-title":"A multi-dimensional approach to solving test challenges of ultra-high bandwidth SerDes interfaces","author":"parulkar","year":"2005","journal-title":"Proceedings of VLSI Test Symposium"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805632"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894254"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1109\/TEST.2001.966668","article-title":"Test Challenges for SONET\/SDH physical layer OC3 devices and beyond","author":"udaya shankar","year":"2001","journal-title":"Proceedings IEEE International Test Conference"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271089"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584066"}],"event":{"name":"IEEE International Conference on Test, 2005.","location":"Charlotte, NC, USA"},"container-title":["IEEE International Conference on Test, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10560\/33431\/01584065.pdf?arnumber=1584065","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T22:59:34Z","timestamp":1497653974000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1584065\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/test.2005.1584065","relation":{},"subject":[]}}