{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T05:43:04Z","timestamp":1749620584501},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,10]]},"DOI":"10.1109\/test.2006.297674","type":"proceedings-article","created":{"date-parts":[[2007,2,12]],"date-time":"2007-02-12T21:16:43Z","timestamp":1171315003000},"page":"1-10","source":"Crossref","is-referenced-by-count":21,"title":["A Functional Coverage Metric for Estimating the Gate-Level Fault Coverage of Functional Tests"],"prefix":"10.1109","author":[{"given":"Sungchul","family":"Park","sequence":"first","affiliation":[]},{"given":"Li","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Praveen","family":"Parvathala","sequence":"additional","affiliation":[]},{"given":"Srinivas","family":"Patil","sequence":"additional","affiliation":[]},{"given":"Irith","family":"Pomeranz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/775905.775906"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.935512"},{"journal-title":"Proc Int Test Conf","article-title":"Verification and validation for highperformance microprocessors and SOCs","year":"2003","key":"ref12"},{"journal-title":"IEEE P 1647","article-title":"The e Functional Verification Language Working Group","year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766663"},{"key":"ref15","first-page":"46","article-title":"HDL Verification Coverage, Integrated System Design","author":"drako","year":"1998"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271131"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041810"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041902"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843853"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253736"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545595"},{"key":"ref7","first-page":"990","article-title":"Native mode functional test generation for processors with applications to self test and design validation","author":"shen","year":"1998","journal-title":"Proc Int Test Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041860"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894231"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.936381"}],"event":{"name":"2006 IEEE International Test Conference","start":{"date-parts":[[2006,10,22]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2006,10,27]]}},"container-title":["2006 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4079296\/4042774\/04079352.pdf?arnumber=4079352","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T20:58:49Z","timestamp":1489611529000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4079352\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/test.2006.297674","relation":{},"ISSN":["1089-3539"],"issn-type":[{"type":"print","value":"1089-3539"}],"subject":[],"published":{"date-parts":[[2006,10]]}}}