{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T21:04:46Z","timestamp":1781298286860,"version":"3.54.1"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/test.2007.4437561","type":"proceedings-article","created":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T15:41:30Z","timestamp":1201621290000},"page":"1-8","source":"Crossref","is-referenced-by-count":20,"title":["Design for testability features of the SUN microsystems niagara2 CMP\/CMT SPARC chip"],"prefix":"10.1109","author":[{"given":"Robert","family":"Molyneaux","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tom","family":"Ziaja","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Hong Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Shahryar Aryani","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Sungbae Hwang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alex","family":"Hsieh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","article-title":"testing high-speed, large scale implementation of serdes i\/os on chips","author":"robertson","year":"2005","journal-title":"Proceedings IEEE International Test Conference"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805623"},{"key":"1","first-page":"200","article-title":"self-testing of multichip logic modules","author":"bardell","year":"1982","journal-title":"Proceedings ofthe 1982 IEEE Interntional Test Conference"},{"key":"6","author":"van de goor","year":"1991","journal-title":"Testing Semiconductor Memories Theory and Practice"},{"key":"5","article-title":"bitmapping the powerpc 604 cache using abist","author":"muench","year":"1996","journal-title":"Teradyne User Group Conf"},{"key":"4","year":"0"}],"event":{"name":"2007 IEEE International Test Conference","location":"Santa Clara, CA, USA","start":{"date-parts":[[2007,10,21]]},"end":{"date-parts":[[2007,10,26]]}},"container-title":["2007 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4437545\/4437546\/04437561.pdf?arnumber=4437561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T20:53:53Z","timestamp":1781297633000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4437561\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/test.2007.4437561","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}