{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T21:05:06Z","timestamp":1781298306174,"version":"3.54.1"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/test.2007.4437562","type":"proceedings-article","created":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T15:41:30Z","timestamp":1201621290000},"page":"1-10","source":"Crossref","is-referenced-by-count":3,"title":["Test cost reduction for the AMD™ Athlon processor using test partitioning"],"prefix":"10.1109","author":[{"family":"Anuja Sehgal","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jeff","family":"Fitzgerald","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jeff","family":"Rearick","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","author":"tokuz","year":"0"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.810737"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743146"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271086"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016545607915"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271103"},{"key":"14","year":"0"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2003.1231669"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387393"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843848"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894273"},{"key":"22","doi-asserted-by":"crossref","first-page":"1275","DOI":"10.1109\/TVLSI.2005.859585","article-title":"modular and rapid testing of socs with unwrapped logic blocks","volume":"13","author":"xu","year":"2005","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387348"},{"key":"25","year":"0"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/2.769444"},{"key":"2","year":"0"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041803"},{"key":"1","year":"0"},{"key":"7","year":"0"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743166"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743167"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743185"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016589322936"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041804"}],"event":{"name":"2007 IEEE International Test Conference","location":"Santa Clara, CA, USA","start":{"date-parts":[[2007,10,21]]},"end":{"date-parts":[[2007,10,26]]}},"container-title":["2007 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4437545\/4437546\/04437562.pdf?arnumber=4437562","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T20:53:53Z","timestamp":1781297633000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4437562\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/test.2007.4437562","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}