{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:54:04Z","timestamp":1725630844986},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/test.2007.4437563","type":"proceedings-article","created":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T15:41:30Z","timestamp":1201621290000},"page":"1-7","source":"Crossref","is-referenced-by-count":8,"title":["On ATPG for multiple aggressor crosstalk faults in presence of gate delays"],"prefix":"10.1109","author":[{"given":"Kunal P.","family":"Ganeshpure","sequence":"first","affiliation":[]},{"given":"Sandip","family":"Kundu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"article-title":"atalanta: an efficient atpg for combinational circuits","year":"1993","author":"lee","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/43.21819"},{"journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness","year":"1979","author":"garey","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1007\/BF03006558"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582422"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364649"},{"key":"11","first-page":"132","article-title":"towards true crosstalk noise analysis","author":"chen","year":"1999","journal-title":"International Conference on Computer Aided Design"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1002\/scj.1171"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743208"},{"year":"0","key":"20"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639695"},{"key":"1","first-page":"10490","article-title":"on modeling crosstalk faults","author":"zachariah","year":"2003","journal-title":"Design Automation and Test in Europe"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966674"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805630"},{"key":"6","first-page":"34","article-title":"automatic test pattern generation for crosstalk glitches in digital circuits","author":"lee","year":"1998","journal-title":"Proc VLSI Test Symp"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270831"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915045"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041782"},{"key":"8","first-page":"379","article-title":"timed test generation crosstalk switch failures in domino cmos circuits","author":"kundu","year":"2002","journal-title":"VLSI Test Symposium"}],"event":{"name":"2007 IEEE International Test Conference","start":{"date-parts":[[2007,10,21]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2007,10,26]]}},"container-title":["2007 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4437545\/4437546\/04437563.pdf?arnumber=4437563","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T15:21:36Z","timestamp":1489677696000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4437563\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/test.2007.4437563","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}