{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T21:04:21Z","timestamp":1781298261424,"version":"3.54.1"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/test.2007.4437567","type":"proceedings-article","created":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T15:41:30Z","timestamp":1201621290000},"page":"1-10","source":"Crossref","is-referenced-by-count":2,"title":["A concurrent approach for testing address decoder faults in eFlash memories"],"prefix":"10.1109","author":[{"given":"O.","family":"Ginez","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C.","family":"Landrault","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Pravossoudovitch","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.-M.","family":"Daga","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"15","author":"abramovici","year":"1990","journal-title":"Digital Systems Testing and Testable Design"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655905"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223950"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04478-0","author":"itoh","year":"2001","journal-title":"VLSI Memory Chip Design"},{"key":"12","author":"van de goor","year":"1998","journal-title":"Testing Semiconductor Memories Theory and Practice"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/5.622505"},{"key":"2","first-page":"1005","year":"0","journal-title":"IEEE Standard Definitions and Characterization of Floating-gate Semiconductor Arrays"},{"key":"1","year":"0"},{"key":"10","author":"sharma","year":"1997","journal-title":"Semiconductor Memories Technology Testing and Reliability"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.19"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893637"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.816546"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923442"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.20"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.52"}],"event":{"name":"2007 IEEE International Test Conference","location":"Santa Clara, CA, USA","start":{"date-parts":[[2007,10,21]]},"end":{"date-parts":[[2007,10,26]]}},"container-title":["2007 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4437545\/4437546\/04437567.pdf?arnumber=4437567","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T20:53:52Z","timestamp":1781297632000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4437567\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/test.2007.4437567","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}