{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:12:28Z","timestamp":1730301148552,"version":"3.28.0"},"reference-count":37,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/test.2007.4437568","type":"proceedings-article","created":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T20:41:30Z","timestamp":1201639290000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["Diagnosis for MRAM write disturbance fault"],"prefix":"10.1109","author":[{"family":"Chin-Lung Su","sequence":"first","affiliation":[]},{"family":"Chih-Wea Tsai","sequence":"additional","affiliation":[]},{"family":"Cheng-Wen Wu","sequence":"additional","affiliation":[]},{"family":"Ji-Jan Chen","sequence":"additional","affiliation":[]},{"family":"Wen-Ching Wu","sequence":"additional","affiliation":[]},{"family":"Chien-Chung Hung","sequence":"additional","affiliation":[]},{"family":"Ming-Jer Kao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1998.672381"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2004.1327983"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1996.782492"},{"journal-title":"Testing Semiconductor Memories Theory and Practice","year":"1998","author":"van de goor","key":"36"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/4.641694"},{"key":"33","first-page":"15","article-title":"flash memory built-in self-diagnosis with test mode control","author":"yeh","year":"2005","journal-title":"Proc IEEE VLSI Test Symp (VTS)"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1995.466385"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843856"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1996.782493"},{"article-title":"method of writing to scalable magnetoresistive random access memory element","year":"2003","author":"savtchenko","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469262"},{"key":"37","first-page":"468","article-title":"error catch and analysis for semiconductor memories using march tests","author":"wu","year":"2000","journal-title":"Proc IEEE\/ACM Int'l Conf on Computer-Aided Design (ICCAD)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419227"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2004.840847"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/54.748806"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655853"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2000.887170"},{"key":"23","first-page":"557","article-title":"a programmable bist architecture for clusters of multipleport srams","author":"benso","year":"2000","journal-title":"Proc Int'l Test Conf (ITC)"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894248"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966722"},{"journal-title":"Design for Testability VLSI Test Principles and Architectures","year":"2006","author":"wang","key":"26"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/54.211525"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840288"},{"key":"29","first-page":"292","article-title":"enabling embedded memory diagnosis via test response compression","author":"chen","year":"2001","journal-title":"Proc IEEE VLSI Test Symp (VTS)"},{"year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2002.1005424"},{"key":"10","first-page":"1","article-title":"testing mram for write disturbance fault","author":"su","year":"2006","journal-title":"Proc Int'l Test Conf (ITC)"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2003.1222362"},{"key":"30","first-page":"637","article-title":"a built-in self-test and self-diagnosis scheme for embedded sram, jour, of electronic testing","volume":"18","author":"wang","year":"2002","journal-title":"Theory and Applications"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.837608"},{"key":"32","first-page":"33","article-title":"eeprom diagnosis based on threshold voltage embedded measurement, jour, of electronic testing","volume":"21","author":"portal","year":"2005","journal-title":"Theory and Applications"},{"key":"5","first-page":"44","article-title":"a 4mb 0.18um 1t1mtj toggle mram memory","author":"nahas","year":"2004","journal-title":"Proc IEEE Int'l Solid-State Cir Conf (ISSCC)"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197658"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221207"},{"key":"9","first-page":"124","article-title":"mram defect analysis and fault modeling","author":"su","year":"2004","journal-title":"Proc Int'l Test Conf (ITC)"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842856"}],"event":{"name":"2007 IEEE International Test Conference","start":{"date-parts":[[2007,10,21]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2007,10,26]]}},"container-title":["2007 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4437545\/4437546\/04437568.pdf?arnumber=4437568","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T21:19:00Z","timestamp":1489699140000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4437568\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/test.2007.4437568","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}