{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T21:03:47Z","timestamp":1781298227969,"version":"3.54.1"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/test.2007.4437589","type":"proceedings-article","created":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T15:41:30Z","timestamp":1201621290000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["An efficient SAT-based path delay fault ATPG with an unified sensitization model"],"prefix":"10.1109","author":[{"family":"Shun-Yen Lu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Ming-Ting Hsieh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Jing-Jia Liou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.835137"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253719"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775947"},{"key":"15","year":"0"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810638"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/12.769433"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156196"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343801"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.187"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.331411"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1993.246529"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","author":"krstic","year":"1998","journal-title":"Delay Fault Testing for VLSI Circuits"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545574"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.109"},{"key":"6","first-page":"384","article-title":"atpg for path delay faults without path enumeration","author":"michael","year":"2001","journal-title":"ISQED"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.771185"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670908"},{"key":"9","author":"laung-terng wang","year":"2006","journal-title":"VLSI Test Principles and Architectures Design for Testability"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853607"}],"event":{"name":"2007 IEEE International Test Conference","location":"Santa Clara, CA, USA","start":{"date-parts":[[2007,10,21]]},"end":{"date-parts":[[2007,10,26]]}},"container-title":["2007 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4437545\/4437546\/04437589.pdf?arnumber=4437589","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T20:53:53Z","timestamp":1781297633000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4437589\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/test.2007.4437589","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}