{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:27:58Z","timestamp":1747805278934},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/test.2007.4437596","type":"proceedings-article","created":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T20:41:30Z","timestamp":1201639290000},"page":"1-10","source":"Crossref","is-referenced-by-count":21,"title":["A stochastic pattern generation and optimization framework for variation-tolerant, power-safe scan test"],"prefix":"10.1109","author":[{"given":"V.R.","family":"Devanathan","sequence":"first","affiliation":[]},{"given":"C.P.","family":"Ravikumar","sequence":"additional","affiliation":[]},{"given":"V.","family":"Kamakoti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"robust power delivery for sub-100nm integrated circuits","author":"meyyappan","year":"2006","journal-title":"Embedded Tutorial VLSI Design And Test Symp"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"22"},{"key":"17","doi-asserted-by":"crossref","DOI":"10.1109\/4.982424","article-title":"impact of die-to-die and within-die parameter fluctuations on maximum clock frequency distribution for giga-scale integration","author":"bowman","year":"2002","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.118"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805650"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20010343"},{"key":"16","first-page":"122","article-title":"technology scaling impact of variation on clock skew and interconnect delay","author":"mehrotra","year":"2001","journal-title":"Proc Intl Interconnect Tech Conf"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386955"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643360"},{"key":"12","first-page":"41","article-title":"glitch-free design of low power asics using customized resistive feedthrough cells","author":"uppalapati","year":"2005","journal-title":"Proc VLSI Design And Test Symp"},{"key":"21","doi-asserted-by":"crossref","first-page":"437","DOI":"10.1023\/A:1024696110831","article-title":"efficient transition fault atpg algorithms based on stuck-at test vectors","author":"liu","year":"2003","journal-title":"Journal of Electronic Testing Theory and Applications"},{"key":"3","doi-asserted-by":"crossref","first-page":"597","DOI":"10.1109\/ICVD.2004.1260984","article-title":"fast, layout-aware validation of test-vectors for nanometer-related timing failures","author":"kokrady","year":"2004","journal-title":"Proc 7th Int Conf VLSI Design"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"2","first-page":"1087","article-title":"compact physical ir-drop models for chip\/package co-design of gigascale integration","author":"shaken","year":"2005","journal-title":"IEEE Trans on Electron Devices"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"10","first-page":"58","article-title":"a new atpg method for efficient capture power reduction during scan testing","author":"wen","year":"2006","journal-title":"Proc VLSI Test Symp"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842885"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829797"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2005.53"},{"key":"8","first-page":"80","article-title":"md-scan method for low power scan testing","author":"yoshida","year":"2002","journal-title":"Proc Asian Test Symp"}],"event":{"name":"2007 IEEE International Test Conference","start":{"date-parts":[[2007,10,21]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2007,10,26]]}},"container-title":["2007 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4437545\/4437546\/04437596.pdf?arnumber=4437596","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T03:33:10Z","timestamp":1497756790000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4437596\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/test.2007.4437596","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}