{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T08:48:40Z","timestamp":1762505320025,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/test.2007.4437597","type":"proceedings-article","created":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T15:41:30Z","timestamp":1201621290000},"page":"1-10","source":"Crossref","is-referenced-by-count":5,"title":["Efficient power droop aware delay fault testing"],"prefix":"10.1109","author":[{"family":"Bin Li","sequence":"first","affiliation":[]},{"family":"Lei Fang","sequence":"additional","affiliation":[]},{"given":"Michael S.","family":"Hsiao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776043"},{"key":"13","first-page":"279","article-title":"efficient conflict driven learning in a boolean satisfiability solver","author":"zhang","year":"2001","journal-title":"Proc ICCAD"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253708"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/12.769433"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156196"},{"key":"3","first-page":"8","article-title":"new validation and test problems for high performance deep sub-micron visi circuits","author":"breuer","year":"2000","journal-title":"Proc Int Conf VLSI Design"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782118"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998262"},{"key":"7","article-title":"power droop testing","author":"polian","year":"2006","journal-title":"IEEE Int Conf Computer-Design"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380838"},{"key":"5","article-title":"satisfiability models and algorithms for circuit delay computation","volume":"7","author":"silva","year":"2002","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"journal-title":"Worst case voltage drops in power and ground busses of CMOS VLSI circuits","year":"1994","author":"kriplani","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024696110831"}],"event":{"name":"2007 IEEE International Test Conference","start":{"date-parts":[[2007,10,21]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2007,10,26]]}},"container-title":["2007 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4437545\/4437546\/04437597.pdf?arnumber=4437597","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T18:47:18Z","timestamp":1489690038000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4437597\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/test.2007.4437597","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}