{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:56:10Z","timestamp":1761580570443,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/test.2007.4437621","type":"proceedings-article","created":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T20:41:30Z","timestamp":1201639290000},"page":"1-8","source":"Crossref","is-referenced-by-count":43,"title":["A scanisland based design enabling prebond testability in die-stacked microprocessors"],"prefix":"10.1109","author":[{"given":"Dean L.","family":"Lewis","sequence":"first","affiliation":[]},{"given":"Hsien Hsin S.","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"testing of ultrasparc tl microprocessor and its challenges","author":"tan","year":"2006","journal-title":"Proceedings of The International Test Conference"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011105"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583967"},{"year":"2006","key":"33"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/40.641595"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848814"},{"journal-title":"Tezzaron","year":"2006","key":"13"},{"journal-title":"Samsung","year":"2006","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.56"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168890"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041810"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297638"},{"journal-title":"Probe Card Tutorial","year":"2003","author":"weeden","key":"22"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743172"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041831"},{"year":"0","key":"25"},{"key":"26","article-title":"efficient scan chain design for power minimization during scan testing under routing constraint","author":"bonhomme","year":"2003","journal-title":"Proceedings of The International Test Conference"},{"key":"27","article-title":"the microarchitecture of the pentium 4processor","volume":"5","author":"hinton","year":"2001","journal-title":"Intel Technology Journal"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"28"},{"key":"29","article-title":"built-in logic block observation techniques","author":"konemann","year":"1979","journal-title":"Proceedings of The International Test Conference"},{"year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283899"},{"key":"1","article-title":"techniques for producing 3d ics with high-density interconnect","author":"gupta","year":"2004","journal-title":"VMIC '04 Proceedings of the 21st International VLSI Multilevel Interconnection Conference"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397267"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693742"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127946"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243773"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.65"},{"key":"31","first-page":"110","article-title":"analysis of ground bounce in deep sub-micron circuits","author":"chang","year":"1997","journal-title":"VLSI Test Symposium"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1145\/1150019.1136497","article-title":"design and management of 3d chip multiprocessors using network-in-memory","author":"li","year":"2006","journal-title":"Proceedings of the International Symposium on Computer Architecture"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1117\/12.548199"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346197"}],"event":{"name":"2007 IEEE International Test Conference","start":{"date-parts":[[2007,10,21]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2007,10,26]]}},"container-title":["2007 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4437545\/4437546\/04437621.pdf?arnumber=4437621","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T03:33:07Z","timestamp":1497756787000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4437621\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/test.2007.4437621","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}