{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T12:47:18Z","timestamp":1750855638322},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/test.2007.4437632","type":"proceedings-article","created":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T15:41:30Z","timestamp":1201621290000},"page":"1-10","source":"Crossref","is-referenced-by-count":12,"title":["A novel scheme to reduce power supply noise for high-quality at-speed scan testing"],"prefix":"10.1109","author":[{"family":"Xiaoqing Wen","sequence":"first","affiliation":[]},{"family":"Kohei Miyase","sequence":"additional","affiliation":[]},{"family":"Seiji Kajihara","sequence":"additional","affiliation":[]},{"family":"Tatsuya Suzuki","sequence":"additional","affiliation":[]},{"family":"Yuta Yamato","sequence":"additional","affiliation":[]},{"given":"Patrick","family":"Girard","sequence":"additional","affiliation":[]},{"family":"Yuji Ohsumi","sequence":"additional","affiliation":[]},{"family":"Laung-Terng Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.60"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670912"},{"key":"18","first-page":"58","article-title":"a new atpg method for efficient capture power reduction during scan testing","author":"wen","year":"2006","journal-title":"Proc VLSI Test Symp"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1260984"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358089"},{"journal-title":"Power-Constrained Testing of VLSI Circuits","year":"2003","author":"nicolici","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.65"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"21","article-title":"low-capture-power test generation for scan-based at-speed testing","author":"wen","year":"2005","journal-title":"Proc Int'l Test Conf"},{"key":"20","first-page":"156","article-title":"on reducing peak current and power during test","author":"li","year":"2005","journal-title":"Proc ISVLSI"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297694"},{"key":"23","first-page":"251","article-title":"a highly-guided x-filling method for effective low-capture-power scan test generation","author":"wen","year":"2006","journal-title":"IEEE Proc Int l Conf"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"25","article-title":"a vector-based approach for power supply noise analysis in test compaction","author":"wang","year":"2005","journal-title":"Proc Int'l Test Conf"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011127"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.828110"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822103"},{"journal-title":"VLSI Test Principles and Architectures Design for Testability","year":"2006","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.261012"},{"key":"10","article-title":"power supply noise in delay testing","author":"wang","year":"2006","journal-title":"Proc Int'l Test Conf"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299224"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2002.1181676"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386955"},{"key":"5","first-page":"439","article-title":"a novel framework for faster-than-at-speed delay test considering ir-drop effects","author":"ahmed","year":"2005","journal-title":"Proc Int'l Conf on Computer-Aided Design"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584088"},{"key":"9","article-title":"a framework of high-quality transition fault atpg for scan circuits","author":"kajihara","year":"2006","journal-title":"Proc Int'l Test Conf"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337546"}],"event":{"name":"2007 IEEE International Test Conference","start":{"date-parts":[[2007,10,21]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2007,10,26]]}},"container-title":["2007 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4437545\/4437546\/04437632.pdf?arnumber=4437632","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T18:54:16Z","timestamp":1489690456000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4437632\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/test.2007.4437632","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}