{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T21:03:47Z","timestamp":1781298227956,"version":"3.54.1"},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/test.2007.4437659","type":"proceedings-article","created":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T15:41:30Z","timestamp":1201621290000},"page":"1-10","source":"Crossref","is-referenced-by-count":4,"title":["Power dissipation, variations and nanoscale CMOS design: Test challenges and self-calibration\/self-repair solutions"],"prefix":"10.1109","author":[{"given":"Swarup","family":"Bhunia","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233628"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/43.766723"},{"key":"17","first-page":"64","article-title":"modeling and estimation of failure probability due to parameter variations in nano-scale srams for yield enhancement","author":"mukhopadhyay","year":"2004","journal-title":"Symp on VLSI Circuits"},{"key":"36","year":"0"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996693"},{"key":"33","year":"0"},{"key":"15","first-page":"1396","article-title":"adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage","author":"tschanz","year":"2002","journal-title":"IEEE JSSC"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859902"},{"key":"16","article-title":"a process variation compensating technique for sub-90nm dynamic circuits","author":"kim","year":"2003","journal-title":"Symp on VLSI Circuits"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382534"},{"key":"11","first-page":"468","article-title":"static statistical timing analysis for latch-based pipelined designs","author":"chao","year":"0","journal-title":"ICCAD 2004"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382686"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"20","year":"0"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/92.748196"},{"key":"23","first-page":"1051","article-title":"multiple-parameter cmos ic testing with increased sensitivity for iddq","author":"keshavarzi","year":"2000","journal-title":"ITC"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855293"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012689"},{"key":"26","year":"0"},{"key":"27","year":"0"},{"key":"28","article-title":"efficient testing of sram with optimized march sequences and a novel dft technique for emerging failures due to process variations","author":"chen","year":"2005","journal-title":"IEEE TVLSI"},{"key":"29","year":"0"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"1","year":"2004"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.17"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193825"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.279"},{"key":"32","author":"paul","year":"2007","journal-title":"Low-Overhead Design Technique for Calibration of Maximum Frequency at Multiple Operating Points"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840285"},{"key":"31","year":"0"},{"key":"4","article-title":"a combined gate replacement and input vector control approach for leakage current reduction","author":"yuan","year":"2006","journal-title":"IEEE TVLSI"},{"key":"9","first-page":"309","article-title":"an efficient algorithm for statistical minimization of total power under timing yield constraints","author":"mani","year":"2005","journal-title":"DAC"},{"key":"8","article-title":"statistical timing analysis considering spatial correlations using a single pert-like traversal","author":"chang","year":"2003","journal-title":"ICCAD"}],"event":{"name":"2007 IEEE International Test Conference","location":"Santa Clara, CA, USA","start":{"date-parts":[[2007,10,21]]},"end":{"date-parts":[[2007,10,26]]}},"container-title":["2007 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4437545\/4437546\/04437659.pdf?arnumber=4437659","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T20:53:53Z","timestamp":1781297633000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4437659\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/test.2007.4437659","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}