{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T21:04:21Z","timestamp":1781298261429,"version":"3.54.1"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/test.2007.4437665","type":"proceedings-article","created":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T15:41:30Z","timestamp":1201621290000},"page":"1-3","source":"Crossref","is-referenced-by-count":0,"title":["Circuit failure prediction to overcome scaled CMOS reliability challenges"],"prefix":"10.1109","author":[{"family":"Subhasish Mitra","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Mridul Agarwal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2005.1493141"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373409"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894237"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387329"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584030"},{"key":"4","article-title":"thousand core chips: a technology perspective","author":"borkar","year":"2007","journal-title":"Proc Design Automation Conf"},{"key":"9","article-title":"new directions in defect management","author":"shirley","year":"2000","journal-title":"Sematech Topical Research Conf on Reliability"},{"key":"8","article-title":"impact of negative bias temperature instability on digital circuit reliability","author":"reddy","year":"2002","journal-title":"Proc Int Reliability Physics Symp"},{"key":"11","first-page":"671","article-title":"towards achieving relentless reliability gains in a server marketplace of teraflops, laptops, kilowatts, & \"cost, cost, cost\" ... (making peace between a black art and the bottom line)","author":"van horn","year":"2005","journal-title":"Proc Intl Test Conf"}],"event":{"name":"2007 IEEE International Test Conference","location":"Santa Clara, CA, USA","start":{"date-parts":[[2007,10,21]]},"end":{"date-parts":[[2007,10,26]]}},"container-title":["2007 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4437545\/4437546\/04437665.pdf?arnumber=4437665","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T20:53:52Z","timestamp":1781297632000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4437665\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/test.2007.4437665","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}