{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T22:34:30Z","timestamp":1762641270592},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/test.2008.4700564","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T12:55:58Z","timestamp":1228913758000},"source":"Crossref","is-referenced-by-count":33,"title":["On-chip Programmable Capture for Accurate Path Delay Test and Characterization"],"prefix":"10.1109","author":[{"given":"R.","family":"Tayade","sequence":"first","affiliation":[]},{"given":"J.A.","family":"Abraham","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","first-page":"592","article-title":"an efficient algorithm for finding the k longest testable paths through each gate in a combinational circuit","author":"wangqi","year":"2003","journal-title":"International Test Conference"},{"key":"18","first-page":"242","article-title":"evaluating the effect of defect detection in the slack interval: a simulation study","author":"yan","year":"2004","journal-title":"International Test Conference"},{"key":"15","article-title":"easily implement pll clock switching for at-speed test","author":"press","year":"2006","journal-title":"Chip Design"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.145"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.75"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894237"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.17"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894202"},{"key":"3","article-title":"beyond at-speed","author":"amodeo","year":"2005","journal-title":"Test and Measurement World"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146993"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.31"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966674"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297686"},{"key":"6","first-page":"9","article-title":"low cost launch-on-shift delay tst with slow scan enable","author":"gefu","year":"2006","journal-title":"VLSI Test Symposium"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347600"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.199"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805629"},{"key":"8","article-title":"programmable insitu delay fauly test clock generator","author":"jun","year":"2006","journal-title":"U S Patent No 20060242474"}],"event":{"name":"2008 IEEE International Test Conference","location":"Santa Clara, CA","start":{"date-parts":[[2008,10,28]]},"end":{"date-parts":[[2008,10,30]]}},"container-title":["2008 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690905\/4700527\/04700564.pdf?arnumber=4700564","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T13:57:55Z","timestamp":1489759075000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4700564\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/test.2008.4700564","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}