{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T02:55:29Z","timestamp":1725764129689},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/test.2008.4700572","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T17:55:58Z","timestamp":1228931758000},"page":"1-10","source":"Crossref","is-referenced-by-count":14,"title":["A Power-Aware Test Methodology for Multi-Supply Multi-Voltage Designs"],"prefix":"10.1109","author":[{"given":"V.","family":"Chickermane","sequence":"first","affiliation":[]},{"given":"P.","family":"Gallagher","sequence":"additional","affiliation":[]},{"given":"J.","family":"Sage","sequence":"additional","affiliation":[]},{"given":"P.","family":"Yuan","sequence":"additional","affiliation":[]},{"given":"K.","family":"Chakravadhanula","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Computers and Intractability A Guide to NP-Completeness","year":"1979","author":"garey","key":"17"},{"journal-title":"Unified Power Format (UPF) Standard Version 1 0","year":"0","key":"15"},{"key":"16","doi-asserted-by":"crossref","DOI":"10.1109\/ATS.2005.89","article-title":"practical aspects of delay testing for nanometer designs","author":"chickermane","year":"2005","journal-title":"Proc Asian Test Symposium"},{"year":"2007","author":"encounter true-time test","key":"13"},{"journal-title":"Si2 Common Power Formal Specifications","year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.22"},{"journal-title":"Encounter Test Architect Datasheet","year":"2007","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923464"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"10","first-page":"58","article-title":"a new atpg method for efficient capture power reduction during scan testing","author":"wen","year":"2006","journal-title":"Proc VLSI Test Symp VTS'06"},{"key":"7","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/ISVLSI.2004.1339559","article-title":"an efficient test vector ordering method for low power testing","author":"kavousianos","year":"2004","journal-title":"Proc IEEE Computer Society Annual Symposium on Emerging Trends in VLSI Systems Design"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990291"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923456"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829797"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011128"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.998630"}],"event":{"name":"2008 IEEE International Test Conference","start":{"date-parts":[[2008,10,28]]},"location":"Santa Clara, CA","end":{"date-parts":[[2008,10,30]]}},"container-title":["2008 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690905\/4700527\/04700572.pdf?arnumber=4700572","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T14:37:29Z","timestamp":1497796649000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4700572\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/test.2008.4700572","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}