{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T21:23:39Z","timestamp":1725744219087},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/test.2008.4700577","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T12:55:58Z","timestamp":1228913758000},"page":"1-10","source":"Crossref","is-referenced-by-count":23,"title":["Detection of Internal Stuck-open Faults in Scan Chains"],"prefix":"10.1109","author":[{"given":"F.","family":"Yang","sequence":"first","affiliation":[]},{"given":"S.","family":"Chakravarty","sequence":"additional","affiliation":[]},{"given":"N.","family":"Devta-Prasanna","sequence":"additional","affiliation":[]},{"given":"S.M.","family":"Reddy","sequence":"additional","affiliation":[]},{"given":"I.","family":"Pomeranz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.41"},{"key":"18","first-page":"460","article-title":"a systematic dft procedure for library cells","author":"xu","year":"1999","journal-title":"Proc VLSI Test Symp"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519523"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512638"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1978.tb02106.x"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519796"},{"key":"11","first-page":"194","article-title":"design and implementation of a full testable cmos d-latches","author":"aissi","year":"1995","journal-title":"IEEE 5th IPFA"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.13"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1986.295040"},{"key":"2","first-page":"462","article-title":"a logic design structure for lsi testability","author":"eichelberger","year":"1977","journal-title":"Proc 24th Des Autom Conf"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223600"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IDDQ.1997.633004"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512637"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529889"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/92.250192"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1990.124822"},{"key":"9","first-page":"364","article-title":"atpg for scan chain latches and flip-flops","author":"makar","year":"1997","journal-title":"Proc VLSI Test Symp"},{"key":"8","article-title":"checking experiments for scan chain latches and flip-flops","author":"makar","year":"1995","journal-title":"CRC Technical Report 96-5"}],"event":{"name":"2008 IEEE International Test Conference","start":{"date-parts":[[2008,10,28]]},"location":"Santa Clara, CA","end":{"date-parts":[[2008,10,30]]}},"container-title":["2008 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690905\/4700527\/04700577.pdf?arnumber=4700577","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T12:32:29Z","timestamp":1489753949000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4700577\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/test.2008.4700577","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}