{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:11:50Z","timestamp":1747807910327},"reference-count":52,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/test.2008.4700583","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T12:55:58Z","timestamp":1228913758000},"page":"1-10","source":"Crossref","is-referenced-by-count":43,"title":["VAST: Virtualization-Assisted Concurrent Autonomous Self-Test"],"prefix":"10.1109","author":[{"given":"H.","family":"Inoue","sequence":"first","affiliation":[]},{"family":"Yanjing Li","sequence":"additional","affiliation":[]},{"given":"S.","family":"Mitra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Toyota Works on Own OS for Automotive Terminals","year":"2006","key":"35"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041810"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373611"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894237"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.176"},{"key":"37","article-title":"revive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors","author":"prvulovic","year":"2002","journal-title":"ISCA"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.22"},{"key":"43","article-title":"native mode functional test generation for processors with applications to self test and design validation","author":"shen","year":"1998","journal-title":"Intl Test Conf"},{"key":"42","article-title":"vehicle ecu classification and software architectural implications","author":"see","year":"2006","journal-title":"International Workshop on Computer Architecture VLSI and Embedded Systems"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966687"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843824"},{"journal-title":"Cache-Coherent Distributed Shared Memory Perspective on Its Development and Future Challenges","year":"1999","author":"hennessy","key":"22"},{"journal-title":"JTAG TAP Controller with PPC4XX Cores","year":"2007","key":"23"},{"journal-title":"IEEE 1500 Standard for Embedded Core Test","year":"2005","key":"24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289830"},{"journal-title":"Intel Desktop Chipset Product List","year":"2008","key":"26"},{"journal-title":"Single Device Debugging in a Multi-Device JTAG Chain","year":"2001","key":"27"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297686"},{"key":"29","article-title":"debugging operating systems with time-traveling virtual machines","author":"king","year":"2005","journal-title":"USENIX"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2005.1493141"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700619"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/945461.945462"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387329"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676810"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1535\/itj.1103.01","article-title":"integration challenges and tradeoffs for tera-scale architectures","author":"azumi","year":"2007","journal-title":"Intel Technical Journal"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003778"},{"journal-title":"ARM11 MPCore Processor Technical Reference Manual","year":"2006","key":"4"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403590"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"8","doi-asserted-by":"crossref","first-page":"562","DOI":"10.1145\/1278480.1278623","article-title":"interconnects in the third dimension: design challenges for 3d ics","author":"bernstein","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373608"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.34"},{"key":"18","article-title":"on-line testing of an off-the-shelf microprocessor board for safety-critical applications","author":"corno","year":"1996","journal-title":"European Dependable Computing Conf"},{"journal-title":"Cisco and IBM collaborate to design and build world's most sophisticated high-performance 40Gbps custom chip","year":"2004","key":"15"},{"key":"16","article-title":"live migration of virtual machines","author":"clark","year":"2005","journal-title":"Symp Networked Systems Design and Implementation"},{"journal-title":"Delay Test Methods in Encounter Test","year":"2004","author":"cadence","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.55"},{"key":"11","article-title":"thousand core chips - a technology perspective","author":"borkar","year":"2007","journal-title":"DAC"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676695"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.22"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373605"},{"key":"49","article-title":"towards achieving relentless reliability gains in a server marketplace of teraflops, laptops, kilowatts, & cost, cost, cost","author":"van horn","year":"2005","journal-title":"Intl Test Conf"},{"key":"48","article-title":"virtualizing i\/o devices on vmware workstation's hosted virtual machine monitor","author":"sugerman","year":"2001","journal-title":"USENIX"},{"journal-title":"Virtual Machines Architectures Implementations and Applications","year":"2005","author":"smith","key":"45"},{"key":"44","article-title":"consolidation strategies for intel-based servers","author":"shiveley","year":"2006","journal-title":"Technology Intel"},{"journal-title":"SPEC CPU95 benchmarks","year":"1995","key":"47"},{"key":"46","article-title":"safenet: improving the availability of shared memory multiprocessors with global checkpoint\/recovery","author":"sorin","year":"2002","journal-title":"ISCA"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"51","doi-asserted-by":"crossref","DOI":"10.1109\/OLT.2004.1319665","article-title":"testing of hard faults in simultaneous multithreaded processors","author":"weglarz","year":"2004","journal-title":"Int On-Line Testing Symp"},{"journal-title":"Intl Test Conf","year":"2000","author":"whetsel","key":"52"},{"journal-title":"Reducing Total Cost of Ownership with VMware Server software","year":"2002","author":"ware","key":"50"}],"event":{"name":"2008 IEEE International Test Conference","start":{"date-parts":[[2008,10,28]]},"location":"Santa Clara, CA","end":{"date-parts":[[2008,10,30]]}},"container-title":["2008 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690905\/4700527\/04700583.pdf?arnumber=4700583","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T10:37:29Z","timestamp":1497782249000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4700583\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":52,"URL":"https:\/\/doi.org\/10.1109\/test.2008.4700583","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}