{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:11:31Z","timestamp":1725516691467},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/test.2008.4700598","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T12:55:58Z","timestamp":1228913758000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["Functional Test and Speed\/Power Sorting of the IBM POWER6 and Z10 Processors"],"prefix":"10.1109","author":[{"given":"T.N.","family":"Pham","sequence":"first","affiliation":[]},{"given":"F.","family":"Clougherty","sequence":"additional","affiliation":[]},{"given":"G.","family":"Salem","sequence":"additional","affiliation":[]},{"given":"J.M.","family":"Crafts","sequence":"additional","affiliation":[]},{"given":"J.","family":"Tetzloff","sequence":"additional","affiliation":[]},{"given":"P.","family":"Moczygemba","sequence":"additional","affiliation":[]},{"given":"T.M.","family":"Skergan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","DOI":"10.1109\/TEST.1994.527938","article-title":"balancing structured and ad-hoc design for test: testing of the oowerpc 603tm microprocessor","author":"hunter","year":"1994","journal-title":"IEEE International Test Conference"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1993.289645"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.38"},{"year":"0","key":"1"},{"journal-title":"Level Sensitive Scan Design System","year":"1981","author":"dasgupta","key":"7"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1109\/TEST.2001.966677","article-title":"99% ac test coverage using only lbist on the 1ghz ibm s\/390 zseries 900 microprocessor","author":"kusko","year":"2001","journal-title":"IEEE International Test Conference"},{"journal-title":"Standard Test Access Port and Boundary Scan Architecture","year":"0","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544389"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270908"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1109\/TEST.2002.1041868","article-title":"use of dft techniques in speed grading a 1ghz+ microprocessor","author":"belete","year":"2002","journal-title":"IEEE International Test Conference"},{"journal-title":"Efficient System Bootstrap Loading","year":"2006","author":"shen","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041810"}],"event":{"name":"2008 IEEE International Test Conference","start":{"date-parts":[[2008,10,28]]},"location":"Santa Clara, CA","end":{"date-parts":[[2008,10,30]]}},"container-title":["2008 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690905\/4700527\/04700598.pdf?arnumber=4700598","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T10:37:29Z","timestamp":1497782249000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4700598\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/test.2008.4700598","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}