{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T19:02:29Z","timestamp":1725735749134},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/test.2008.4700611","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T12:55:58Z","timestamp":1228913758000},"page":"1-9","source":"Crossref","is-referenced-by-count":8,"title":["Design for Test of Asynchronous NULL Convention Logic (NCL) Circuits"],"prefix":"10.1109","author":[{"given":"W.K.","family":"Al-Assadi","sequence":"first","affiliation":[]},{"given":"S.","family":"Kakarla","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.11.001"},{"key":"13","first-page":"178","article-title":"synchronous test generation model for asynchronous circuits","author":"banerjee","year":"1996","journal-title":"Proc 9th Int Conf VLSI Design"},{"key":"14","first-page":"218","article-title":"system timing","author":"seitz","year":"1996","journal-title":"Introduction to VLSI Systems Addison-Wesley"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.736191"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000307"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1002\/0471702897"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2003.12.004"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1996.542821"},{"key":"10","doi-asserted-by":"crossref","first-page":"355","DOI":"10.1109\/APASIC.1999.824102","article-title":"new scan design of asynchronous sequential circuits","author":"kang","year":"1999","journal-title":"Proc 3rd IEEE Asia-Pacific Conf ASIC"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/92.250192"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511585777.005"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1246161"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706841"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903945"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed- Signal VLSI Circuits","year":"2000","author":"bushnell","key":"8"}],"event":{"name":"2008 IEEE International Test Conference","start":{"date-parts":[[2008,10,28]]},"location":"Santa Clara, CA","end":{"date-parts":[[2008,10,30]]}},"container-title":["2008 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690905\/4700527\/04700611.pdf?arnumber=4700611","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T00:23:06Z","timestamp":1557966186000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4700611\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/test.2008.4700611","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}