{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:11:21Z","timestamp":1763467881328,"version":"3.28.0"},"reference-count":39,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/test.2008.4700614","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T17:55:58Z","timestamp":1228931758000},"page":"1-10","source":"Crossref","is-referenced-by-count":19,"title":["Using Implications for Online Error Detection"],"prefix":"10.1109","author":[{"given":"K.","family":"Nepal","sequence":"first","affiliation":[]},{"given":"N.","family":"Alves","sequence":"additional","affiliation":[]},{"given":"J.","family":"Dworak","sequence":"additional","affiliation":[]},{"given":"R. I.","family":"Bahar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.38"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643607"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.80"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/43.644041"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/567270.567276"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1993.595814"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206281"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379247"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2003.1194770"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1147\/rd.414.0463"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670885"},{"key":"14","doi-asserted-by":"crossref","first-page":"786","DOI":"10.1109\/92.285745","article-title":"rsyn: a system for automated synthesis of reliable multilevelcircuits","volume":"2","author":"de","year":"1994","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"year":"2003","author":"trinka","key":"37"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2078-5"},{"key":"38","first-page":"43","article-title":"probabilistic logics and synthesis of reliable organisms from unreliable components","author":"neumann","year":"1956","journal-title":"Automata Studies pages"},{"key":"12","first-page":"419","article-title":"balanced redundancy utilization in embeddedmemory cores for dependable systems","author":"choi","year":"2002","journal-title":"Proceedings 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"},{"key":"21","first-page":"149","article-title":"enhancing design robustness with reliability-aware resynthesis and logic simulation","author":"krishnaswamy","year":"2007","journal-title":"ICCAD"},{"journal-title":"Error Detection Circuits","year":"1993","author":"go?ssel","key":"20"},{"key":"22","first-page":"6","article-title":"multi-level logic optimization by implication analysis","author":"kunz","year":"1994","journal-title":"Proceedings of the International Conference on Computer-Aided Design"},{"key":"23","doi-asserted-by":"crossref","first-page":"360","DOI":"10.1007\/11527695_27","article-title":"zchaff2004: an efficient sat solver","volume":"3542","author":"mahajan","year":"2005","journal-title":"Lecture Notes in Computer Science"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894311"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2003.1214364"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271075"},{"key":"27","first-page":"214","article-title":"dual use of superscalar datapath for transient-fault detection and recovery","author":"ray","year":"2001","journal-title":"Proc 30th Annual IEEE\/ACM Int Symp Microarchitecture"},{"key":"28","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1145\/342001.339652","article-title":"transient-fault detection via simultaneous multithreading","author":"reinhardt","year":"2000","journal-title":"Proceedings of the 27th annual international symposium on Computer architecture"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545679"},{"key":"3","first-page":"1","article-title":"seamless integration of ser and rewiring-based design space exploration","author":"almukhaizim s","year":"2006","journal-title":"International Test Conference"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299259"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.38"},{"key":"1","first-page":"538","article-title":"focs: automatic generation of simulation checkers from formal specifications","author":"abarbanel","year":"2000","journal-title":"CAV '00 Proceedings of the 12th International Conference on Computer Aided Verification"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675608"},{"key":"7","first-page":"311","article-title":"an algorithm for row-column selfrepair of rams and its implementation in the alpha 21264","author":"bhavsar","year":"1999","journal-title":"Proceedings of th"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(61)80037-5"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1988.5315"},{"key":"5","first-page":"163","article-title":"symbolic computation of logic implications for technology-dependent low-power synthesis","author":"bahar","year":"1996","journal-title":"Proceedings of the international symposium on Low power electronics and design"},{"key":"31","first-page":"2957","article-title":"selective triple modular redundancy (stmr) based single-event upset (seu) tolerant synthesis for fpgas","volume":"51","author":"sedmak","year":"2005","journal-title":"IEEE Transactions on Nuclear Science"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676535"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/274535.274556"}],"event":{"name":"2008 IEEE International Test Conference","start":{"date-parts":[[2008,10,28]]},"location":"Santa Clara, CA","end":{"date-parts":[[2008,10,30]]}},"container-title":["2008 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690905\/4700527\/04700614.pdf?arnumber=4700614","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,11,20]],"date-time":"2018-11-20T01:45:38Z","timestamp":1542678338000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4700614\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/test.2008.4700614","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}