{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:50:55Z","timestamp":1729612255624,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/test.2008.4700621","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T17:55:58Z","timestamp":1228931758000},"page":"1-8","source":"Crossref","is-referenced-by-count":2,"title":["Observations of Supply-Voltage-Noise Dispersion in Sub-nsec"],"prefix":"10.1109","author":[{"given":"K.","family":"Takeuchi","sequence":"first","affiliation":[]},{"given":"G.","family":"Tanaka","sequence":"additional","affiliation":[]},{"given":"H.","family":"Matsushita","sequence":"additional","affiliation":[]},{"given":"K.","family":"Yoshizumi","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Katsuki","sequence":"additional","affiliation":[]},{"given":"T.","family":"Sato","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583984"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2004.825458"},{"key":"12","article-title":"clockskewtest module for exploring reliable clock-distribution under process and global voltage-temperature variations","author":"takeuchi","year":"0","journal-title":"To appear in IEEE Trans VLSI Systems"},{"key":"3","first-page":"240","article-title":"a sampling oscilloscope macro toward feedback physical design methodology","author":"takamiya","year":"2004","journal-title":"Proc Symp on VLSI Circuits"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842853"},{"key":"1","article-title":"power supply noise in delay testing","volume":"173","author":"wang","year":"2006","journal-title":"Proc ITC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229194"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269109"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705313"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568600"},{"key":"4","doi-asserted-by":"crossref","first-page":"400","DOI":"10.1145\/1278480.1278583","article-title":"on-chip measurements complementary to design flow for integrity in socs","author":"nagata","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373407"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859894"}],"event":{"name":"2008 IEEE International Test Conference","start":{"date-parts":[[2008,10,28]]},"location":"Santa Clara, CA","end":{"date-parts":[[2008,10,30]]}},"container-title":["2008 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690905\/4700527\/04700621.pdf?arnumber=4700621","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T14:37:29Z","timestamp":1497796649000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4700621\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/test.2008.4700621","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}