{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T21:13:48Z","timestamp":1772658828264,"version":"3.50.1"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,10,1]],"date-time":"2008-10-01T00:00:00Z","timestamp":1222819200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,10,1]],"date-time":"2008-10-01T00:00:00Z","timestamp":1222819200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/test.2008.4700630","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T12:55:58Z","timestamp":1228913758000},"page":"1-9","source":"Crossref","is-referenced-by-count":4,"title":["Turbo1500: Toward Core-Based Design for Test and Diagnosis Using the IEEE 1500 Standard"],"prefix":"10.1109","author":[{"given":"Laung-Terng","family":"Wang","sequence":"first","affiliation":[{"name":"SynTest Technologies, Inc., 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA"}]},{"given":"Ravi","family":"Apte","sequence":"additional","affiliation":[{"name":"SynTest Technologies, Inc., 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA"}]},{"given":"Shianling","family":"Wu","sequence":"additional","affiliation":[{"name":"SynTest Technologies, Inc., 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA"}]},{"given":"Boryau","family":"Sheu","sequence":"additional","affiliation":[{"name":"SynTest Technologies, Inc., 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA"}]},{"given":"Kuen-Jong","family":"Lee","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"}]},{"given":"Xiaoqing","family":"Wen","sequence":"additional","affiliation":[{"name":"Dept. of Computer Science and Electronics, Kyushu Institute of Technology, Iizuka, Fukuoka 820-8502, Japan"}]},{"given":"Wen-Ben","family":"Jone","sequence":"additional","affiliation":[{"name":"Dept. of Electrical and Computer Engineering and Computer Science, University of Cincinnati, OH 45221, USA"}]},{"given":"Chia-Hsien","family":"Yeh","sequence":"additional","affiliation":[{"name":"Silicon Integrated Systems Corp., Hsinchu, Taiwan"}]},{"given":"Wei-Shin","family":"Wang","sequence":"additional","affiliation":[{"name":"Silicon Integrated Systems Corp., Hsinchu, Taiwan"}]},{"given":"Hao-Jan","family":"Chao","sequence":"additional","affiliation":[{"name":"SynTest Technologies, Inc., 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA"}]},{"given":"Jianghao","family":"Guo","sequence":"additional","affiliation":[{"name":"SynTest Technologies, Inc., 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA; Dept. of Electrical and Computer Engineering and Computer Science, University of Cincinnati, OH 45221, USA"}]},{"given":"Jinsong","family":"Liu","sequence":"additional","affiliation":[{"name":"SynTest Technologies, Inc., 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA"}]},{"given":"Yanlong","family":"Niu","sequence":"additional","affiliation":[{"name":"SynTest Technologies, Inc., 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA"}]},{"given":"Yi-Chih","family":"Sung","sequence":"additional","affiliation":[{"name":"SynTest Technologies, Inc., 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA"}]},{"given":"Chi-Chun","family":"Wang","sequence":"additional","affiliation":[{"name":"SynTest Technologies, Inc., 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA"}]},{"given":"Fangfang","family":"Li","sequence":"additional","affiliation":[{"name":"SynTest Technologies, Inc., 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA"}]}],"member":"263","reference":[{"key":"19","year":"2006","journal-title":"Advances in Electronic Testing Challenges and Methodologies"},{"key":"22","year":"2007","journal-title":"IEEE Internal Boundary-Scan Proposal for Embedded Test and Debug"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012370597-6\/50011-1"},{"key":"18","first-page":"463","article-title":"chapter 10: design for debug and diagnosis","author":"mak","year":"2006","journal-title":"System-on-Chip Test Architectures Nanometer Design for Testability"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297641"},{"key":"16","author":"van de goor","year":"1991","journal-title":"Testing Semiconductor Memories Theory and Practice"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.40"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387356"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.56"},{"key":"21","first-page":"1213","article-title":"an soc test integration platform and its industrial realization","author":"cheng","year":"2004","journal-title":"Proc IEEE Int'l Test Conf"},{"key":"3","year":"2007","journal-title":"ITRS Roadmap Test and Test Equipment"},{"key":"20","first-page":"2983","article-title":"an embedded processor based soc test platform","volume":"3","author":"lee","year":"2005","journal-title":"Proc IEEE Int Symp Circuits and Systems"},{"key":"2","year":"2006","journal-title":"VLSI Test Principles and Architectures Design for Testability"},{"key":"1","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing For Digital Memory & Mixed-Signal VLSI Circuits"},{"key":"10","author":"wang","year":"2006","journal-title":"Method and Apparatus for Diagnosing Failures in an Integrated Circuit Using Designfor- Debug (DFD) Techniques"},{"key":"7","year":"2001","journal-title":"Core Test Language (CTL)"},{"key":"6","year":"2001","journal-title":"IEEE standard test access port and boundary scan architecture"},{"key":"5","year":"2005","journal-title":"IEEE Standard for Embedded Core Test"},{"key":"4","first-page":"1203","article-title":"ieee 1500 utilization in soc test and design","author":"zorian","year":"2004","journal-title":"Proc IEEE Int'l Test Conf"},{"key":"9","first-page":"171","article-title":"chapter 4: system\/network-on-chip test architectures","author":"liu","year":"2007","journal-title":"System-on-Chip Test Architectures Nanometer Design for Testability"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016545607915"}],"event":{"name":"2008 IEEE International Test Conference (ITC)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2008,10,28]]},"end":{"date-parts":[[2008,10,30]]}},"container-title":["2008 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690905\/4700527\/04700630.pdf?arnumber=4700630","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T20:48:44Z","timestamp":1772657324000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4700630\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/test.2008.4700630","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}