{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:26:16Z","timestamp":1729671976964,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/test.2008.4700631","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T17:55:58Z","timestamp":1228931758000},"page":"1-10","source":"Crossref","is-referenced-by-count":10,"title":["Defect Oriented Testing of the Strap Problem Under Process Variations in DRAMs"],"prefix":"10.1109","author":[{"given":"Z.","family":"Al-Ars","sequence":"first","affiliation":[]},{"given":"S.","family":"Hamdioui","sequence":"additional","affiliation":[]},{"given":"A.J.","family":"van de Goor","sequence":"additional","affiliation":[]},{"given":"G.","family":"Mueller","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1173052"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1007\/BF00713981"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/54.211524"},{"key":"13","doi-asserted-by":"crossref","first-page":"577","DOI":"10.1109\/43.845082","article-title":"testing content-addressable memories using functional fault models and march-like algorithms","volume":"19","author":"lin","year":"0","journal-title":"IEEE Trans Computer-Aided Design"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.816546"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2006.1708721"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.203"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011171"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.391.0167"},{"key":"1","article-title":"analysis of a deceptive destructive read memory fault model and recommended testing","author":"adams","year":"1996","journal-title":"Proc IEEE North Atlantic Test Workshop"},{"journal-title":"MOSFET Modeling with SPICE Principles and Practice","year":"1997","author":"foty","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2003.1231664"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299235"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882492"},{"journal-title":"DRAM fault analysis and test generation","year":"2005","author":"al-ars","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.55188"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1992.232763"}],"event":{"name":"2008 IEEE International Test Conference","start":{"date-parts":[[2008,10,28]]},"location":"Santa Clara, CA","end":{"date-parts":[[2008,10,30]]}},"container-title":["2008 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690905\/4700527\/04700631.pdf?arnumber=4700631","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T14:37:30Z","timestamp":1497796650000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4700631\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/test.2008.4700631","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}