{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T03:05:02Z","timestamp":1725505502819},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/test.2008.4700633","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T17:55:58Z","timestamp":1228931758000},"page":"1-10","source":"Crossref","is-referenced-by-count":3,"title":["A High-Speed Structural Method for Testing Address Decoder Faults in Flash Memories"],"prefix":"10.1109","author":[{"given":"O.","family":"Ginez","sequence":"first","affiliation":[]},{"given":"J.-M.","family":"Portal","sequence":"additional","affiliation":[]},{"given":"H.","family":"Aziza","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2006.1708721"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2001.946653"},{"key":"14","first-page":"77","article-title":"electrical simulation model of the 2tflotox core-cell for defect injection and faulty behavior prediction in eflash memories","author":"ginez","year":"2007","journal-title":"Proc IEEE ETS"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437567"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04478-0","author":"itoh","year":"2001","journal-title":"VLSI Memory Chip Design"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/5.622505"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2003","key":"2"},{"key":"1","article-title":"testing semiconductor memories","author":"van de goor","year":"1998","journal-title":"Theory and Practice"},{"journal-title":"Semiconductor Memories Technology Testing and Reliability","year":"1997","author":"sharma","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.19"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893637"},{"key":"5","first-page":"137","article-title":"flash memory built-in self-test using march-like algorithm","author":"yeh","year":"2002","journal-title":"Proc of 1st IEEE Int Workshop DELTA"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/5.220908"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.816546"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923442"}],"event":{"name":"2008 IEEE International Test Conference","start":{"date-parts":[[2008,10,28]]},"location":"Santa Clara, CA","end":{"date-parts":[[2008,10,30]]}},"container-title":["2008 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690905\/4700527\/04700633.pdf?arnumber=4700633","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T14:37:28Z","timestamp":1497796648000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4700633\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/test.2008.4700633","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}