{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T22:23:49Z","timestamp":1757456629537},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/test.2008.4700641","type":"proceedings-article","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T17:55:58Z","timestamp":1228931758000},"page":"1-10","source":"Crossref","is-referenced-by-count":9,"title":["A Novel Pattern Generation Framework for Inducing Maximum Crosstalk Effects on Delay-Sensitive Paths"],"prefix":"10.1109","author":[{"given":"J.","family":"Lee","sequence":"first","affiliation":[]},{"given":"M.","family":"Tehranipoor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378493"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197647"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826540"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2002.806802"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240955"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292299"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2003.1250805"},{"journal-title":"User Manual for Synopsys Toolset Version 2006 09","year":"2006","key":"3"},{"journal-title":"Umc 0 13Umc 0 13? m Logic sp (fsg) Process High Density Core Cell Library v2 0","year":"2006","key":"2"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2005","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902686"},{"key":"7","first-page":"297","article-title":"fault mod- eling and simulation for crosstalk in system-on-chip interconnects","author":"cuviello","year":"1999","journal-title":"Proc of Intl Conf on Computer- Aided Design (ICCD'99)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893641"},{"key":"5","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1109\/TEST.1999.805630","article-title":"test genera- tion for crosstalk-induced delay in integrated circuits","author":"chen","year":"1999","journal-title":"Proc Int'l Test Conf (ITC 99)"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639695"},{"key":"9","article-title":"design methodologies for interconnects in ghz+ ics","author":"naffziger","year":"1999","journal-title":"Proc IEEE Int Solid State Conf"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966674"}],"event":{"name":"2008 IEEE International Test Conference","start":{"date-parts":[[2008,10,28]]},"location":"Santa Clara, CA","end":{"date-parts":[[2008,10,30]]}},"container-title":["2008 IEEE International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4690905\/4700527\/04700641.pdf?arnumber=4700641","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,13]],"date-time":"2020-05-13T16:47:56Z","timestamp":1589388476000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4700641\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/test.2008.4700641","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}